MCX C143/144/243/244/443/444

Arm Cortex M0+ with 48 MHz 32-bit MCU, 32 KB Flash, 2 KB SRAM

Rev. 5 — 16 July 2026 Product data sheet

- This document provides electrical specifications for MCX C143/144/243/244/443/444 family.
- For functional characteristics and the programming model, see MCX C143/144/243/244/443/444 Reference Manual (MCXC44XP64M48RM).

1 Introduction

Features

- ARM® Cortex®-M0+ 48 MHz with low power
- Up to 256 KB Flash, up to 32 KB SRAM, 16 KB Boot ROM
- USB FS 2.0 device without requiring an external crystal
- Segment LCD supporting up to 22x8 or 26x4 segments
- Embedded ROM with boot loader for flexible program upgrade
- FlexIO to support any standard and customized serial peripheral emulation
- Down to 54 µA/MHz in very low power run mode and 1.96 µA in deep sleep mode (RAM + RTC retained)
- -40 °C to +125 °C (Tj) temperature range.

Core Processor

- ARM® 32-bit Cortex® -M0+ core up to 48 MHz

Memories

- 128/256 KB program flash memory
- 16/32 KB SRAM
- 16 KB ROM with built-in bootloader
- 32-byte backup register

Security

- 80-bit unique identification number per chip
- Advanced flash security

System and clocks

- 4-channel asynchronous DMA controller
- COP Software watchdog
- SWD debug interface and Micro Trace Buffer
- Bit manipulation engine
- Interrupt controller
- 48 MHz high accuracy internal reference clock
- 8/2 MHz low-power internal reference clock
- 32–40 kHz and 3–32 MHz crystal oscillator
- 1 kHz reference clock active under all low-power modes (except VLLS0)

Communication interfaces for connectivity

- Segment LCD supporting up to 22x8 or 26x4 segments
- USB full-speed 2.0 device controller supporting crystal-less operation
- One UART module supporting ISO7816, operating up to 1.5 Mbit/s
- Two low-power UART modules supporting asynchronous operation in low-power modes
- Two I2C modules and I2C0 supporting up to 1 Mbit/s
- Two 16-bit SPI modules supporting up to 24 Mbit/s

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

- One FlexIO module supporting emulation of additional UART, SPI, I2C, I2S, PWM and other serial modules, and so on
- One serial audio interface I2S

Analog

- One 16-bit 818 ksps ADC module with high accuracy internal voltage reference (Vref) and up to 18 channels
- High-speed analog comparator containing a 6-bit DAC for programmable reference input
- One 12-bit DAC
- 1.2 V internal voltage reference

Timers

- One 6-channel Timer/PWM module
- Two 2-channel Timer/PWM modules
- One low-power timer
- Periodic interrupt timer
- Real time clock

General-purpose input/outputs

- Up to 50 general-purpose input/output

Power management

- Down to 54 µA/MHz in very low power run mode
- Down to 1.96 µA in VLLS3 mode (RAM + RTC retained)
- Six flexible static modes
- Low-leakage wakeup unit
- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range : -40 to 125 °C (Tj)

Target applications

- Small to medium appliances
- Home security and surveillance
- Smart lighting
- Smart power socket
- DC fan

Table 1. Ordering information

Part number	Marking (Line1/ Line2)	Core Speed (MHz)	Flash (KB)	SRAM (KB)	GPIOs	USB/LCD	Package	Packing
MCXC143VFM	MC143M	48	128	32	28	-/-	32QFN	Tray
MCXC143VFT	MC143T	48	128	32	40	-/-	48QFN	Tray
MCXC243VFT	MC243T	48	128	32	36	USB/-	48QFN	Tray

Table continues on the next page...


All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 1. Ordering information*...continued*


Part number	Marking (Line1/ Line2)	Core Speed (MHz)	Flash (KB)	SRAM (KB)	GPIOs	USB/LCD	Package	Packing
MCXC443VMP	MC443P	48	128	16	50	USB/LCD	64BGA	Tray
MCXC443VLH	MCXC443/VLH	48	128	16	50	USB/LCD	64LQFP	Tray
MCXC144VFM	MC144M	48	256	32	28	-/-	32QFN	Tray
MCXC244VFM	MC244M	48	256	32	23	USB/-	32QFN	Tray
MCXC144VFT	MC144T	48	256	32	40	-/-	48QFN	Tray
MCXC244VFT	MC244T	48	256	32	36	USB/-	48QFN	Tray
MCXC444VMP	MC444P	48	256	32	50	USB/LCD	64BGA	Tray
MCXC444VLH	MCXC444/VLH	48	256	32	50	USB/LCD	64LQFP	Tray

Table 2. Device isometric diagram




32-pin QFN (FM)

5 x 5 x 0.9 mm Pitch, 0.5 mm



48-pin QFN (FT)

7 x 7 x 0.9 mm Pitch, 0.5 mm



64LQFP (LH)

10 x 10 x 1.6 mm Pitch, 0.5 mm



64BGA (MP)

5 x 5 x 1.23 mm Pitch, 0.5 mm

The following figures show the Functional block diagram and Architecture diagram:

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 1. Functional block diagram

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 2. Architecture diagram

2 Ratings

2.1 Thermal handling ratings

Table 3. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T_{STG}	Storage temperature	–55	150	°C	[1]
T_{SDR}	Solder temperature, lead-free	—	260	°C	[2]

[1] Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life.*
[2] Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices* .

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

2.2 Moisture handling ratings

Table 4. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	[1]

[1] Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

2.3 ESD handling ratings

Table 5. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V_{HBM}	Electrostatic discharge voltage, human body model	–2000	+2000	V	[1]
V_{CDM}	Electrostatic discharge voltage, charged-device model	–500	+500	V	[2]
I_{LAT}	Latch-up current at ambient temperature of 105 °C	–100	+100	mA	[3]

[1] Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
[2] Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
[3] Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

2.4 Voltage and current operating ratings

Table 6. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V_{DD}	Digital supply voltage	–0.3	3.8	V
I_{DD}	Digital supply current	—	120	mA
V_{IO}	IO pin input voltage	–0.3	V_{DD} + 0.3	V
I_D	Instantaneous maximum current single pin limit (applies to all port pins)	–25	25	mA
V_{DDA}	Analog supply voltage	V_{DD} - 0.3	V_{DD} + 0.3	V
V_{USB_DP}	USB_DP input voltage	–0.3	3.63	V
V_{USB_DM}	USB_DM input voltage	–0.3	3.63	V
V_{REGIN}	USB regulator input	–0.3	6.0	V

3 General

3.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 3. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume that the output pins have the following characteristics.

- C_L = 30 pF loads
- Slew rate disabled
- Normal drive strength

3.2 Nonswitching electrical specifications

3.2.1 Voltage and current operating requirements

Table 7. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	3.6	V	—
V_{DDA}	Analog supply voltage	1.71	3.6	V	—
$V_{DD} – V_{DDA}$	V_{DD}-to-V_{DDA} differential voltage	–0.1	0.1	V	—
$V_{SS} – V_{SSA}$	V_{SS}-to-V_{SSA} differential voltage	–0.1	0.1	V	—
V_{IH}	Input high voltage • 2.7 V ≤ V_{DD} ≤3.6 V • 1.7 V ≤ V_{DD} ≤2.7	0.7 × V_{DD} 0.75 × V_{DD}	— —	V V	—
V_{IL}	Input low voltage • 2.7 V ≤ V_{DD} ≤ 3.6 V • 1.7 V ≤ V_{DD} ≤ 2.7 V	— —	0.35 × V_{DD} 0.3 × V_{DD}	V V	—
V_{HYS}	Input hysteresis	0.06 × V_{DD}	—	V	—
I_{ICIO}	IO pin negative DC injection current — single pin • V_{IN} < V_{SS} - 0.3 V	-3	—	mA	[1]
I_{ICcont}	Contiguous pin DC injection current — regional limit, includes sum of negative injection currents of 16 contiguous pins	-25	—	mA	—

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 7. Voltage and current operating requirements...*continued*

Symbol	Description	Min.	Max.	Unit	Notes
	• Negative current injection				
V_{ODPU}	Open drain pullup voltage level	V_{DD}	V_{DD}	V	[2]
V_{RAM}	V_{DD} voltage required to retain RAM	1.2	—	V	—

[1] All I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} greater than V_{IO_MIN} (= V_{SS} - 0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = (V_{IO_MIN} - V_{IN})/|I_{ICIO}|.

[2] Open drain outputs must be pulled to V_{DD}.

3.2.2 LVD and POR operating requirements

Table 8. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{POR}	Falling V_{DD} POR detect voltage	0.8	1.1	1.5	V	—
V_{LVDH}	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	—
V_{LVW1H} V_{LVW2H} V_{LVW3H} V_{LVW4H}	Low-voltage warning thresholds — high range • Level 1 falling (LVWV = 00) • Level 2 falling (LVWV = 01) • Level 3 falling (LVWV = 10) • Level 4 falling (LVWV = 11)	 2.62 2.72 2.82 2.92	 2.70 2.80 2.90 3.00	 2.78 2.88 2.98 3.08	 V V V V	[1]
V_{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	—	±60	—	mV	—
V_{LVDL}	Falling low-voltage detect threshold — low range (LVDV = 00)	1.54	1.60	1.66	V	—
V_{LVW1L} V_{LVW2L} V_{LVW3L} V_{LVW4L}	Low-voltage warning thresholds — low range • Level 1 falling (LVWV = 00) • Level 2 falling (LVWV = 01) • Level 3 falling (LVWV = 10) • Level 4 falling (LVWV = 11)	 1.74 1.84 1.94 2.04	 1.80 1.90 2.00 2.10	 1.86 1.96 2.06 2.16	 V V V V	[1]
V_{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	—	±40	—	mV	—
V_{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	—
t_{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	µs	—

[1] Rising thresholds are falling threshold + hysteresis voltage

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

3.2.3 Voltage and current operating behaviors

Table 9. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V_{OH}	Output high voltage — normal drive pad • 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OH} = –5 mA • 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OH} = –1.5 mA	V_{DD} - 0.5 V_{DD} - 0.5	— —	V V	[1]
V_{OH}	Output high voltage — high drive pad • 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OH} = –18 mA • 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OH} = –6 mA	V_{DD} - 0.5 V_{DD} - 0.5	— —	V V	[1]
I_{OHT}	Output high current total for all ports	—	100	mA	—
V_{OL}	Output low voltage — normal drive pad • 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OL} = 5 mA • 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OL} = 1.5 mA	— —	0.5 0.5	V V	[1]
V_{OL}	Output low voltage — high drive pad • 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OL} = 18 mA • 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OL} = 6 mA	— —	0.5 0.5	V V	[1]
I_{OLT}	Output low current total for all ports	—	100	mA	—
I_{IN}	Input leakage current (per pin) for full temperature range	—	1	µA	[2]
I_{IN}	Input leakage current (per pin) at 25 °C	—	0.025	µA	[2]
I_{IN}	Input leakage current (total all pins) for full temperature range	—	64	µA	[2]
I_{OZ}	Hi-Z (off-state) leakage current (per pin)	—	1	µA	—
R_{PU}	Internal pullup resistors	20	50	kΩ	[3]
R_{PD}	Internal pulldown resistors	20	50	kΩ	[4]

[1] PTB0, PTB1, PTC3, PTC4, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx_PCRn[DSE] control bit. All other GPIOs are normal drive only.
[2] Measured at V_{DD} = 3.6 V
[3] Measured at V_{DD} supply voltage = V_{DD} min and V_{input} = V_{SS}
[4] Measured at V_{DD} supply voltage = V_{DD} min and V_{input} = V_{DD}

3.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and VLLSx→RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- HIRC clock mode

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 10. Power mode transition operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
t_{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	—	—	300	µs	[1]
	• VLLS0 → RUN	—	152	166	µs	—
	• VLLS1 → RUN	—	152	166	µs	—
	• VLLS3 → RUN	—	93	104	µs	—
	• LLS → RUN	—	7.5	8	µs	—
	• VLPS → RUN	—	7.5	8	µs	—
	• STOP → RUN	—	7.5	8	µs	—

[1] Normal boot (FTFA_FOPT[LPBOOT]=11)

3.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Note: *The while (1) test is executed with flash cache enabled.*

Table 11. Power consumption operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DDA}	Analog supply current	—	—	See note	mA	[1]
I_{DD_RUNCO}	Running CoreMark in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	5.76	6.40	mA	[2]
	• at 105 °C	—	6.04	6.68		
I_{DD_RUNCO}	Running While(1) loop in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	3.21	3.85	mA	—
	• at 105 °C	—	3.49	4.13		
I_{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 48 MHz core/24 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	6.45	7.09	mA	[2]

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 11. Power consumption operating behaviors...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	• at 105 °C	—	6.75	7.39		
I_{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in flash all peripheral clock disable, 24 MHz core/12 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	3.95	4.59	mA	[2]
	• at 105 °C	—	4.23	4.87		
I_{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 12 MHz core/6 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	2.68	3.32	mA	[2]
	• at 105 °C	—	2.96	3.60		
I_{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock enable 48 MHz core/24 MHz flash, V_{DD} = 3.0 V	—	8.08	8.72	mA	[2]
	• at 25 °C					
	• at 105 °C	—	8.39	9.03		
I_{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in flash all peripheral clock disable, 48 MHz core/24 MHz flash, V_{DD} = 3.0 V	—	3.90	4.54	mA	—
	• at 25 °C					
	• at 105 °C	—	4.21	4.85		
I_{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in Flash all peripheral clock disable, 24 MHz core/12 MHz flash, V_{DD} = 3.0 V	—	2.66	3.30	mA	—
	• at 25 °C					
	• at 105 °C	—	2.94	3.58		
I_{DD_RUN}	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock disable, 12 MHz core/6 MHz flash, V_{DD} = 3.0 V	—	2.03	2.67	mA	—
	• at 25 °C					
	• at 105 °C	—	2.31	2.95		

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 11. Power consumption operating behaviors...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DD_RUN}	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock enable, 48 MHz core/24 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	5.52	6.16	mA	—
	• at 105 °C	—	5.83	6.47		
I_{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock disable, 48 MHz core/24 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	5.29	5.93	mA	—
	• at 105 °C	—	5.56	6.20		
I_{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock enable, 48 MHz core/24 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	6.91	7.55	mA	—
	• at 105 °C	—	7.19	7.91		
I_{DD_VLPRCO}	Very Low Power Run Core Mark in Flash in Compute Operation mode: Core at 4MHz, Flash at 1MHz, V_{DD} = 3.0 V • at 25 °C	—	826	907	µA	—
I_{DD_VLPRCO}	Very-low-power-run While(1) loop in SRAM in compute operation mode— 8 MHz LIRC mode, 4 MHz core / 1 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	405	486	µA	—
I_{DD_VLPRCO}	Very-low-power run While(1) loop in SRAM in compute operation mode:—2 MHz LIRC mode, 2 MHz core / 0.5 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	154	235	µA	—
I_{DD_VLPR}	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 2 MHz core / 0.5 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	108	189	µA	—
I_{DD_VLPR}	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V_{DD} = 3.0 V • at 25 °C	—	39	120	µA	—

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 11. Power consumption operating behaviors...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DD_VLPR}	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 4 MHz core / 1 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	249	330	µA	—
I_{DD_VLPR}	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in flash all peripheral clock enable, 4 MHz core / 1 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	337	418	µA	—
I_{DD_VLPR}	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM in all peripheral clock disable, 4 MHz core / 1 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	416	497	µA	—
I_{DD_VLPR}	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 4 MHz core / 1 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	494	575	µA	—
I_{DD_VLPR}	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM in all peripheral clock disable, 2 MHz core / 0.5 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	166	247	µA	—
I_{DD_VLPR}	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V_{DD} = 3.0 V 3.0 V • at 25 °C	—	50	131	µA	—
I_{DD_VLPR}	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 2 MHz core / 0.5 MHz flash, V_{DD} = 3.0 V • at 25 °C	—	208	289	µA	—
I_{DD_WAIT}	Wait mode current—core disabled, 48 MHz system/24 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V_{DD} = 3.0 V	—	1.81	1.89	mA	—
I_{DD_WAIT}	Wait mode current—core disabled, 24 MHz system/12 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V_{DD} = 3.0 V	—	1.22	1.39	mA	—

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 11. Power consumption operating behaviors...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DD_VLPW}	Very-low-power wait mode current, core disabled, 4 MHz system/ 1 MHz bus and flash, all peripheral clocks disabled, V_{DD} = 3.0 V	—	172	182	µA	—
I_{DD_VLPW}	Very-low-power wait mode current, core disabled, 2 MHz system/ 0.5 MHz bus and flash, all peripheral clocks disabled, V_{DD} = 3.0 V	—	69	76	µA	—
I_{DD_VLPW}	Very-low-power wait mode current, core disabled, 125 kHz system/ 31.25 kHz bus and flash, all peripheral clocks disabled, V_{DD} = 3.0 V	—	36	40	µA	—
I_{DD_PSTOP2}	Partial Stop 2, core and system clock disabled, 12 MHz bus and flash, V_{DD} = 3.0 V	—	1.81	2.06	mA	—
I_{DD_PSTOP2}	Partial Stop 2, core and system clock disabled, flash doze enabled, 12 MHz bus, V_{DD} = 3.0 V	—	1.00	1.25	mA	—
I_{DD_STOP}	Stop mode current at 3.0 V • at 25 °C and below	—	161.93	171.82	µA	—
	• at 50 °C	—	181.45	191.96		
	• at 85 °C	—	236.29	271.17		
	• at 105 °C	—	390.33	465.58		
I_{DD_VLPS}	Very-low-power stop mode current at 3.0 V • at 25 °C and below	—	3.31	5.14	µA	—
	• at 50 °C	—	10.43	17.68		
	• at 85 °C	—	34.14	61.06		
	• at 105 °C	—	104.38	164.44		
I_{DD_VLPS}	Very-low-power stop mode current at 1.8 V • at 25 °C and below	—	3.21	5.22	µA	—
	• at 50 °C	—	10.26	17.62		
	• at 85 °C	—	33.49	60.19		
	• at 105 °C	—	102.92	162.20		
I_{DD_LLS}	Low-leakage stop mode current, all peripheral disable, at 3.0 V • at 25 °C and below	—	2.06	3.33	µA	—

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 11. Power consumption operating behaviors...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	• at 50 °C	—	4.72	6.85		
	• at 70 °C	—	8.13	13.30		
	• at 85 °C	—	13.34	24.70		
	• at 105 °C	—	41.08	52.43		
I_{DD_LLS}	Low-leakage stop mode current with RTC current, at 3.0 V • at 25 °C and below	—	2.46	3.73	μA	—
	• at 50 °C	—	5.12	7.25		
	• at 70 °C	—	8.53	11.78		
	• at 85 °C	—	13.74	18.91		
	• at 105 °C	—	41.48	52.83		
I_{DD_LLS}	Low-leakage stop mode current with RTC current, at 1.8 V • at 25 °C and below	—	2.35	2.70	μA	[3]
	• at 50 °C	—	4.91	6.75		
	• at 70 °C	—	8.32	11.78		
	• at 85 °C	—	13.44	18.21		
	• at 105 °C	—	40.47	51.85		
I_{DD_VLLS3}	Very-low-leakage stop mode 3 current, all peripheral disable, at 3.0 V • at 25 °C and below	—	1.45	1.85	μA	—
	• at 50 °C	—	3.37	4.39		
	• at 70 °C	—	5.76	8.48		
	• at 85 °C	—	9.72	14.30		
	• at 105 °C	—	30.41	37.50		
IDD_VLLS3	Very-low-leakage stop mode 3 current with RTC current, at 3.0 V • at 25 °C and below	—	2.05	2.45	μA	[3]

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 11. Power consumption operating behaviors...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	• at 50 °C	—	3.97	4.99		
	• at 70 °C	—	6.36	9.08		
	• at 85 °C	—	10.32	14.73		
	• at 105 °C	—	31.01	38.10		
IDD_VLLS3	Very-low-leakage stop mode 3 current with RTC current, at 1.8 V • at 25 °C and below	—	1.96	2.36	µA	[3]
	• at 50 °C	—	3.86	5.67		
	• at 70 °C	—	6.23	8.53		
	• at 85 °C	—	10.21	13.37		
	• at 105 °C	—	30.25	37.02		
IDD_VLLS1	Very-low-leakage stop mode 1 current all peripheral disabled at 3.0 V • at 25 °C and below	—	0.66	0.80	µA	—
	• at 50 °C	—	1.78	3.87		
	• at 70 °C	—	2.55	4.26		
	• at 85 °C	—	4.83	6.64		
	• at 105 °C	—	16.42	20.49		
IDD_VLLS1	Very-low-leakage stop mode 1 current RTC enabled at 3.0 V • at 25 °C and below	—	1.26	1.40	µA	[3]
	• at 50 °C	—	2.38	4.47		
	• at 70 °C	—	3.15	4.86		
	• at 85 °C	—	5.43	7.24		
	• at 105 °C	—	17.02	21.09		
IDD_VLLS1	Very-low-leakage stop mode 1 current RTC enabled at 1.8 V • at 25 °C and below	—	1.16	1.30	µA	[3]

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 11. Power consumption operating behaviors...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	• at 50 °C	—	1.96	2.28		
	• at 70 °C	—	2.78	3.37		
	• at 85 °C	—	4.85	6.88		
	• at 105 °C	—	15.78	18.81		
IDD_VLLS0	Very-low-leakage stop mode 0 current all peripheral disabled (SMC_STOPCTRL[PORPO] = 0) at 3.0 V • at 25 °C and below	—	0.35	0.47	µA	—
	• at 50 °C	—	1.25	1.44		
	• at 70 °C	—	2.53	3.24		
	• at 85 °C	—	4.40	5.24		
	• at 105 °C	—	16.09	19.29		
IDD_VLLS0	Very-low-leakage stop mode 0 current all peripheral disabled (SMC_STOPCTRL[PORPO] = 1) at 3 V • at 25 °C and below	—	0.18	0.28	µA	—
	• at 50 °C	—	1.09	1.31		
	• at 70 °C	—	2.25	2.94		
	• at 85 °C	—	4.25	5.10		
	• at 105 °C	—	15.95	19.10		

[1] The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
[2] MCG_Lite configured for HIRC mode. CoreMark benchmark compiled using IAR with optimization level high,optimized for balanced.
[3] RTC uses external 32 kHz crystal as clock source, and the current includes ERCLK32K power consumption.

Table 12. Low power mode peripheral adders — typical value

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
$I_{IRC8MHz}$	8 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 8 MHz IRC enabled, MCG_SC[FCRDIV] = 000b, MCG_MC[LIRC_DIV2] = 000b.	93	93	93	93	93	93	µA

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 12. Low power mode peripheral adders — typical value*...continued*

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
$I_{IRC2MHz}$	2 MHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 2 MHz IRC enabled, MCG_SC[FCRDIV] = 000b, MCG_MC[LIRC_DIV2] = 000b.	29	29	29	29	29	29	µA
$I_{EREFSTEN4MHz}$	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	224	230	238	245	253	µA
$I_{EREFSTEN32KHz}$	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled. • VLLS1	440	490	540	560	570	580	nA
	• VLLS3	440	490	540	560	570	580	
	• LLS	490	490	540	560	570	680	
	• VLPS	510	560	560	560	610	680	
	• STOP	510	560	560	560	610	680	
I_{LPTMR}	LPTMR peripheral adder measured by placing the device in VLLS1 mode with LPTMR enabled using LPO.	30	30	30	85	100	200	nA
I_{CMP}	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	µA
I_{UART}	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption. • IRC8M (8 MHz internal reference clock)	114	114	114	114	114	114	µA
	• IRC2M (2 MHz internal reference clock)	34	34	34	34	34	34	
I_{TPM}	TPM peripheral adder measured by placing the device in STOP or VLPS mode with	147	147	147	147	147	147	µA

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 12. Low power mode peripheral adders — typical value*...continued*

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
	selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents. • IRC8M (8 MHz internal reference clock)							
	• IRC2M (2 MHz internal reference clock)	42	42	42	42	42	42	
I_{BG}	Bandgap adder when BGEN bit is set and device is placed in VLPx or VLLSx mode.	45	45	45	45	45	45	µA
I_{ADC}	ADC peripheral adder combining the measured values at V_{DD} and V_{DDA}	330	330	330	330	330	330	µA
I_{LCD}	LCD peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the OSC0_CR[EREFSTEN, EREFSTEN] bits. VIREG disabled, resistor bias network enabled, 1/8 duty cycle, 8 x 36 configuration for driving 288 Segments, 32 Hz frame rate, no LCD glass connected. Includes ERCLK32K (32 kHz external crystal) power consumption.	4.5	4.5	4.5	4.5	4.5	4.5	µA

3.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG-Lite in HIRC for run mode, and LIRC for VLPR mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 4. Run mode supply current vs. core frequency

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 5. Run mode current vs Core frequency

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 6. VLPR mode current vs. core frequency

3.2.6 EMC radiated emissions operating behaviors

Table 13. EMC radiated emissions operating behaviors for 64-pin LQFP package

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
V_{RE1}	Radiated emissions voltage, band 1	0.15–50	11	dBµV	[1] , [2]
V_{RE2}	Radiated emissions voltage, band 2	50–150	12	dBµV	
V_{RE3}	Radiated emissions voltage, band 3	150–500	10	dBµV	
V_{RE4}	Radiated emissions voltage, band 4	500–1000	6	dBµV	
V_{RE_IEC}	IEC level	0.15–1000	N	—	[2] , [3]

[1] Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.*

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

[2] V_{DD} = 3.3 V, T_A = 25 °C, f_{OSC} = IRC48M, f_{SYS} = 48 MHz, f_{BUS} = 24 MHz
[3] Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*

3.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to www.nxp.com
2. Perform a keyword search for “EMC design.”

3.2.8 Capacitance attributes

Table 14. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C_{IN}	Input capacitance	—	7	pF

3.3 Switching specifications

3.3.1 Device clock specifications

Table 15. Device clock specifications

Symbol	Description	Min.	Max.	Unit
Normal run mode				
f_{SYS}	System and core clock [1]	—	48	MHz
f_{BUS}	Bus clock[1]	—	24	MHz
f_{FLASH}	Flash clock[1]	—	24	MHz
f_{SYS_USB}	System and core clock when Full Speed USB in operation	20	—	MHz
f_{LPTMR}	LPTMR clock	—	24	MHz
VLPR and VLPS modes [2]				
f_{SYS}	System and core clock	—	4	MHz
f_{BUS}	Bus clock	—	1	MHz
f_{FLASH}	Flash clock	—	1	MHz
f_{LPTMR}	LPTMR clock [3]	—	24	MHz
f_{LPTMR_ERCLK}	LPTMR external reference clock	—	16	MHz
$f_{osc_hi_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE] = 1x)	—	16	MHz
f_{TPM}	TPM asynchronous clock	—	8	MHz
$f_{LPUART0/1}$	LPUART0/1 asynchronous clock	—	8	MHz

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

[1] The maximum value of system clock, core clock, bus clock, and flash clock under normal run mode can be 3% higher than the specified maximum frequency when IRC 48MHz is used as the clock source.
[2] The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.
[3] The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

3.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO and UART signals.

Table 16. General switching specifications

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	[1]
External RESET and NMI pin interrupt pulse width — Asynchronous path	100	—	ns	[2]
GPIO pin interrupt pulse width — Asynchronous path	16	—	ns	[2]
Port rise and fall time	—	36	ns	[3]

[1] The synchronous and asynchronous timing must be met.
[2] This is the shortest pulse that is guaranteed to be recognized.
[3] 75 pF load

3.4 Thermal specifications

3.4.1 Thermal operating requirements

Table 17. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T_J	Die junction temperature	–40	125	°C	—
T_A	Ambient temperature	–40	125	°C	[1], [2]

[1] Maximum T_A can be exceeded only if the user ensures that T_J does not exceed the maximum. The simplest method to determine T_J is: $T_J = T_A + R_{\theta JA} \times$ chip power dissipation.
[2] The device operating specification is not guaranteed beyond 125 °C TJ.

3.4.2 Thermal attributes

Table 18. Thermal attributes

Board type	Symbol	Description	48 QFN	32 QFN	64 LQFP	64 MAPBGA	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	86	101	70	50.3	°C/W	[1]

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 18. Thermal attributes*...continued*

Board type	Symbol	Description	48 QFN	32 QFN	64 LQFP	64 MAPBGA	Unit	Notes
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	29	33	51	42.9	°C/W	—
Single-layer (1S)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	71	84	58	41.4	°C/W	—
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	24	28	45	38.0	°C/W	—
—	$R_{\theta JB}$	Thermal resistance, junction to board	12	13	33	39.6	°C/W	[2]
—	$R_{\theta JC}$	Thermal resistance, junction to case	1.7	1.7	20	27.3	°C/W	[3]
—	Ψ_{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	2	3	4	0.4	°C/W	[4]
—	Ψ_{JB}	Thermal characterization parameter, junction to package bottom (natural convection)	—	—	—	12.6	°C/W	[5]

[1] Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
[2] Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
[3] Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
[4] Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.
[5] Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

4 Peripheral operating requirements and behaviors

4.1 Core modules

4.1.1 SWD electrical specifications

Table 19. SWD full voltage range electrical specifications

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 19. SWD full voltage range electrical specifications*...continued*

Symbol	Description	Min.	Max.	Unit
J1	SWD_CLK frequency of operation • Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	—	ns
J3	SWD_CLK clock pulse width • Serial wire debug	20	—	ns
J4	SWD_CLK rise and fall times	—	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	—	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	—	ns
J11	SWD_CLK high to SWD_DIO data valid	—	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	—	ns




Figure 7. Serial wire clock input timing

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 8. Serial wire data timing

4.2 System modules

There are no specifications necessary for the device's system modules.

4.3 Clock modules

4.3.1 MCG-Lite specifications

Table 20. IRC48M specification

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DD}	Supply current	—	400	500	µA	—
f_{IRC}	Output frequency	—	48	—	MHz	—
$\Delta f_{irc48m_ol_lv}$	Open loop total deviation of IRC48M frequency at low voltage (VDD = 1.71 V - 1.89 V) over temperature	—	± 0.5	± 1.5	$\%f_{irc48m}$	[1]
$\Delta f_{irc48m_ol_hv}$	Open loop total deviation of IRC48M frequency at high voltage (VDD = 1.89 V - 3.6 V) over temperature	—	± 0.5	± 1.0	$\%f_{irc48m}$	[1]
T_j	Period jitter (RMS)	—	35	150	ps	—
T_{su}	Startup time	—	2	3	µs	—


[1] The maximum value represents characterized results equivalent to mean plus or minus three times the standard deviation (mean +/-3sigma).

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 21. IRC8M/2M specification

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DD_2M}	Supply current in 2 MHz mode	—	14	17	µA	—
I_{DD_8M}	Supply current in 8 MHz mode	—	30	35	µA	—
f_{IRC_2M}	Output frequency	—	2	—	MHz	—
f_{IRC_8M}	Output frequency	—	8	—	MHz	—
$f_{IRC_T_2M}$	Output frequency range (trimmed)	—	—	±3	$\%f_{IRC}$	—
$f_{IRC_T_8M}$	Output frequency range (trimmed)	—	—	±3	$\%f_{IRC}$	—
T_{su_2M}	Startup time	—	—	12.5	µs	—
T_{su_8M}	Startup time	—	—	12.5	µs	—



	0	20	40	60
Sample 1	-0.45%	-0.10%	0.20%	0.49%
Sample 2	-0.22%	-0.06%	0.06%	0.17%
Sample 3	-0.27%	-0.08%	0.13%	0.30%
Sample 4	-0.35%	-0.13%	0.11%	0.32%
Sample 5	-0.43%	-0.11%	0.15%	0.37%
Sample 6	-0.43%	-0.11%	0.17%	0.42%
Sample 7	-0.30%	-0.10%	0.09%	0.26%

Figure 9. IRC8M Frequency Drift vs Temperature curve

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

4.3.2 Oscillator electrical specifications

4.3.2.1 Oscillator DC electrical specifications

Table 22. Oscillator DC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	—	3.6	V	
I_{DDOSC}	Supply current — low-power mode (HGO = 0) • 32 kHz	—	500	—	nA	
	• 4 MHz	—	200	—	µA	
	• 8 MHz (RANGE = 01)	—	300	—	µA	
	• 16 MHz	—	950	—	µA	
	• 24 MHz	—	1.2	—	mA	
	• 32 MHz	—	1.5	—	mA	
I_{DDOSC}	Supply current — high gain mode (HGO = 1) • 32 kHz	—	25	—	nA	[1]
	• 4 MHz	—	400	—	µA	
	• 8 MHz (RANGE = 01)	—	500	—	µA	
	• 16 MHz	—	2.5	—	mA	
	• 24 MHz	—	3	—	mA	
	• 32 MHz	—	4	—	mA	
C_x	EXTAL load capacitance	—	—	—		[2] [3]
C_y	XTAL load capacitance	—	—	—		[2], [3]
R_F	Feedback resistor — low-frequency, low-power mode (HGO = 0)	—	—	—	MΩ	[2], [4]
	Feedback resistor — low-frequency, high-gain mode (HGO = 1)	—	10	—	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO = 0)	—	—	—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO = 1)	—	1	—	MΩ	

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 22. Oscillator DC electrical specifications...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
R_S	Series resistor — low-frequency, low-power mode (HGO = 0)	—	—	—	kΩ	—
	Series resistor — low-frequency, high-gain mode (HGO = 1)	—	200	—	kΩ	
	Series resistor — high-frequency, low-power mode (HGO = 0)	—	—	—	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO = 1)	—	0	—	kΩ	
V_{pp}	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO = 0)	—	0.6	—	V	[5]
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO = 1)	—	V_{DD}	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO = 0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO = 1)	—	V_{DD}	—	V	

[1] V_{DD} = 3.3 V, Temperature =25 °C
[2] See crystal or resonator manufacturer's recommendation.
[3] C_x,C_y can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
[4] When low power mode is selected, R_F is integrated and must not be attached externally.
[5] The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

4.3.2.2 Oscillator frequency specifications

Table 23. Oscillator frequency specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{osc_lo}	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE] = 00)	32	—	40	kHz	—
$f_{osc_hi_1}$	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE] = 01)	3	—	8	MHz	—
$f_{osc_hi_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE] = 1x)	8	—	32	MHz	—

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 23. Oscillator frequency specifications*...continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{ec_extal}	Input clock frequency (external clock mode)	—	—	48	MHz	[1], [2]
t_{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	—
t_{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO = 0)	—	750	—	ms	[3], [4]
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO = 1)	—	250	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE] = 01), low-power mode (HGO = 0)	—	0.6	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE] = 01), high-gain mode (HGO = 1)	—	1	—	ms	

[1] Other frequency limits may apply when external clock is being used as a reference for the FLL.
[2] When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
[3] Proper PC board layout procedures must be followed to achieve specifications.
[4] Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

4.4 Memories and memory interfaces

4.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

4.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 24. NVM program/erase timing specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
t_{hvpgm4}	Longword Program high-voltage time	—	7.5	18	µs	—
$t_{hversscr}$	Sector Erase high-voltage time	—	13	113	ms	[1]
$t_{hversblk128k}$	Erase Block high-voltage time for 128 KB	—	52	452	ms	[1]

[1] Maximum time based on expectations at cycling end-of-life.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

4.4.1.2 Flash timing specifications — commands

Table 25. Flash command timing specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1blk128k}$	Read 1s Block execution time • 128 KB program flash	—	—	1.7	ms	[1]
$t_{rd1sec1k}$	Read 1s Section execution time (flash sector)	—	—	60	µs	[1]
t_{pgmchk}	Program Check execution time	—	—	45	µs	[1]
t_{rdrsrc}	Read Resource execution time	—	—	30	µs	[1]
t_{pgm4}	Program Longword execution time	—	65	145	µs	—
$t_{ersblk128k}$	Erase Flash Block execution time • 128 KB program flash	—	88	600	ms	[2]
t_{ersscr}	Erase Flash Sector execution time	—	14	114	ms	[2]
t_{rd1all}	Read 1s All Blocks execution time	—	—	1.8	ms	[1]
t_{rdonce}	Read Once execution time	—	—	25	µs	[1]
$t_{pgmonce}$	Program Once execution time	—	65	—	µs	—
t_{ersall}	Erase All Blocks execution time	—	175	1300	ms	[2]
t_{vfykey}	Verify Backdoor Access Key execution time	—	—	30	µs	[1]
$t_{ersallu}$	Erase All Blocks Unsecure execution time	—	175	1300	ms	[2]

[1] Assumes 25 MHz flash clock frequency.
[2] Maximum times for erase parameters based on expectations at cycling end-of-life.

4.4.1.3 Flash high voltage current behaviors

Table 26. Flash high voltage current behaviors

Symbol	Description	Min.	Typ.	Max.	Unit
I_{DD_PGM}	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I_{DD_ERS}	Average current adder during high voltage flash erase operation	—	1.5	4.0	mA

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

4.4.1.4 Reliability specifications

Table 27. NVM reliability specifications

Symbol	Description	Min.	Typ. [1]	Max.	Unit	Notes
Program Flash						
$t_{nvmretp10k}$	Data retention after up to 10 K cycles	5	50	—	years	—
$t_{nvmretp1k}$	Data retention after up to 1 K cycles	20	100	—	years	—
$n_{nvmcycp}$	Cycling endurance	10 K	50 K	—	cycles	[2]

[1] Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
[2] Cycling endurance represents number of program/erase cycles at –40 °C ≤ T_j ≤ 125 °C.

4.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

4.6 Analog

4.6.1 ADC electrical specifications

Using differential inputs can achieve better system accuracy than using single-end inputs.

4.6.1.1 16-bit ADC operating conditions

Table 28. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. [1]	Max.	Unit	Notes
V_{DDA}	Supply voltage	Absolute	1.71	—	3.6	V	—
Δ_{VDDA}	Supply voltage	Delta to V_{DD} (V_{DD} – V_{DDA})	-100	0	+100	mV	[2]
Δ_{VSSA}	Ground voltage	Delta to V_{SS} (V_{SS} – V_{SSA})	-100	0	+100	mV	[2]
V_{REFH}	ADC reference voltage high	—	1.13	V_{DDA}	V_{DDA}	V	[3]
V_{REFL}	ADC reference voltage low	—	V_{SSA}	V_{SSA}	V_{SSA}	V	[3]
V_{ADIN}	Input voltage	• 16-bit differential mode • All other modes	V_{REFL} V_{REFL}	— —	31/32 × V_{REFH} V_{REFH}	V	—
C_{ADIN}	Input capacitance	• 16-bit mode • 8-bit / 10-bit / 12-bit modes	— —	8 4	10 5	pF	—

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 28. 16-bit ADC operating conditions...*continued*

Symbol	Description	Conditions	Min.	Typ. [1]	Max.	Unit	Notes
R_{ADIN}	Input series resistance	—	—	2	5	kΩ	—
R_{AS}	Analog source resistance (external)	13-bit / 12-bit modes f_{ADCK}	—	—	5	kΩ	[4]
f_{ADCK}	ADC conversion clock frequency	≤ 13-bit mode	1.0	—	24	MHz	[5]
f_{ADCK}	ADC conversion clock frequency	16-bit mode	2.0	—	12.0	MHz	[5]
C_{rate}	ADC conversion rate	≤ 13-bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	—	1200	ksps	[6]
C_{rate}	ADC conversion rate	16-bit mode No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	—	461.467	ksps	[6]

[1] Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
[2] DC potential difference.
[3] VREFH can act as VREF_OUT when VREFV1 module is enabled.
[4] This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.
[5] To use the maximum ADC conversion clock frequency, CFG1[ADLPC] must be clear.
[6] For guidelines and examples of conversion rate calculation, download the ADC calculator tool.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 10. ADC input impedance equivalency diagram

4.6.1.2 16-bit ADC electrical characteristics

Table 29. 16-bit ADC characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})

Symbol	Description	Conditions [1]	Min.	Typ. [2]	Max.	Unit	Notes
I_{DDA_ADC}	Supply current	—	0.215	—	1.7	mA	[3]
f_{ADACK}	ADC asynchronous clock source	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t_{ADACK} = $1/f_{ADACK}$
		• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	
		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter for sample times					
TUE	Total unadjusted error	• 12-bit modes	—	±4	±6.8	LSB [4]	[5]
		• <12-bit modes	—	±1.4	±2.1	LSB[4]	
DNL	Differential non-linearity	• 12-bit modes	—	±0.7	–1.1 to +1.9	LSB[4]	[5]
		• <12-bit modes	—	±0.2	–0.3 to 0.5	LSB[4]	

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 29. 16-bit ADC characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) *...continued*

Symbol	Description	Conditions [1]	Min.	Typ. [2]	Max.	Unit	Notes
INL	Integral non-linearity	• 12-bit modes	—	±1.0	–2.7 to +1.9	LSB[4]	[5]
		• <12-bit modes	—	±0.5	–0.7 to +0.5	LSB[4]	
E_{FS}	Full-scale error	• 12-bit modes	—	–4	–5.4	LSB[4]	V_{ADIN} = V_{DDA} [5]
		• <12-bit modes	—	–1.4	–1.8	LSB[4]	
E_Q	Quantization error	• 16-bit modes	—	–1 to 0	—	LSB[4]	—
		• ≤13-bit modes	—	—	±0.5	LSB[4]	
E_{NOB}	Effective number of bits	16-bit differential mode • Avg = 32	12.8	14.5	—	bits	[6]
		• Avg = 4	11.9	13.8	—	bits	
		16-bit single-ended mode • Avg = 32	12.2	13.9	—	bits	
		• Avg = 4	11.4	13.1	—	bits	
S_{INAD}	Signal-to-noise plus distortion	See ENOB	6.02 × ENOB + 1.76			dB	
THD	Total harmonic distortion	16-bit differential mode • Avg = 32	—	-94	—	dB	[7]
		16-bit single-ended mode • Avg = 32	—	-85	—	dB	
SFDR	Spurious free dynamic range	16-bit differential mode • Avg = 32	82	95	—	dB	[7]
		16-bit single-ended mode • Avg = 32	78	90	—	dB	
E_{IL}	Input leakage error	—	I_{In} × R_{AS}			mV	I_{In} (refer to the MCU's voltage and current

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 29. 16-bit ADC characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) *...continued*

Symbol	Description	Conditions [1]	Min.	Typ. [2]	Max.	Unit	Notes
							operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	[8]
V_{TEMP25}	Temp sensor voltage	25 °C	706	716	726	mV	[8]

[1] All accuracy numbers assume the ADC is calibrated with V_{REFH} = V_{DDA}
[2] Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
[3] The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
[4] 1 LSB = (V_{REFH} - V_{REFL})/2^N
[5] ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11).
[6] Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
[7] Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
[8] ADC conversion clock < 3 MHz.




Figure 11. Typical ENOB vs. ADC_CLK for 16-bit differential mode

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 12. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

4.6.2 Voltage reference electrical specifications

Table 30. VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DDA}	Supply voltage	—	3.6	V	—
T_A	Temperature	Operating temperature range of the device		°C	—
C_L	Output load capacitance	100		nF	[1], [2]

[1] C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.
[2] The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.

Table 31 is tested under the condition of setting VREF_TRM[CHOPEN], VREF_SC[REGEN] and VREF_SC[ICOMPEN] bits to 1.

Table 31. VREF full-range operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{out}	Voltage reference output with factory trim at nominal V_{DDA} and temperature = 25 °C	1.1915	1.195	1.1977	V	[1]
V_{out}	Voltage reference output — factory trim	1.1584	—	1.2376	V	[1]
V_{out}	Voltage reference output — user trim	1.193	—	1.197	V	[1]
V_{step}	Voltage reference trim step	—	0.5	—	mV	[1]
V_{tdrift}	Temperature drift (Vmax -Vmin across the full temperature range: 0 to 70 °C)	—	—	50	mV	[1]

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 31. VREF full-range operating behaviors...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{bg}	Bandgap only current	—	—	80	µA	[1]
I_{lp}	Low-power buffer current	—	—	360	µA	[1]
I_{hp}	High-power buffer current	—	—	1	mA	[1]
Δ_{VLOAD}	Load regulation • current = ± 1.0 mA	—	200	—	µV	[1], [2]
T_{stup}	Buffer startup time	—	—	100	µs	—
$T_{chop_osc_stup}$	Internal bandgap start-up delay with chop oscillator enabled	—	—	35	ms	—
V_{vdrift}	Voltage drift (Vmax -Vmin across the full voltage range)	—	2	—	mV	[1]

[1] See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
[2] Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load.

Table 32. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T_A	Temperature	0	50	°C	—

Table 33. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V_{out}	Voltage reference output with factory trim	1.173	1.225	V	—

4.6.3 CMP and 6-bit DAC electrical specifications

Table 34. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
V_{DD}	Supply voltage	1.71	—	3.6	V
I_{DDHS}	Supply current, High-speed mode (EN = 1, PMODE = 1)	—	—	200	µA
I_{DDLS}	Supply current, low-speed mode (EN = 1, PMODE = 0)	—	—	20	µA
V_{AIN}	Analog input voltage	V_{SS} - 0.3	—	V_{DD}	V
V_{AIO}	Analog input offset voltage	—	—	20	mV
V_H	Analog comparator hysteresis [1]	—	5	—	mV

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 34. Comparator and 6-bit DAC electrical specifications...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit
	• CR0[HYSTCTR] = 00				
	• CR0[HYSTCTR] = 01	—	10	—	mV
	• CR0[HYSTCTR] = 10	—	20	—	mV
	• CR0[HYSTCTR] = 11	—	30	—	mV
V_{CMPOh}	Output high	V_{DD} - 0.5	—	—	V
V_{CMPOl}	Output low	—	—	0.5	V
t_{DHS}	Propagation delay, high-speed mode (EN = 1, PMODE = 1)	20	50	200	ns
t_{DLS}	Propagation delay, low-speed mode (EN = 1, PMODE = 0)	80	250	600	ns
	Analog comparator initialization delay [2]	—	—	40	µs
I_{DAC6b}	6-bit DAC current adder (enabled)	—	7	—	µA
INL	6-bit DAC integral non-linearity	–0.5	—	0.5	LSB [3]
DNL	6-bit DAC differential non-linearity	–0.3	—	0.3	LSB

[1] Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} - 0.6 V.
[2] Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.
[3] 1 LSB = $V_{reference}$/64

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 13. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 14. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

4.6.4 12-bit DAC electrical characteristics

4.6.4.1 12-bit DAC operating requirements

Table 35. 12-bit DAC operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DDA}	Supply voltage		3.6	V	—
V_{DACR}	Reference voltage	1.13	3.6	V	[1]
C_L	Output load capacitance	—	100	pF	[2]
I_L	Output load current	—	1	mA	—

[1] The DAC reference can be selected to be V_{DDA} or V_{REFH}.
[2] A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

4.6.4.2 12-bit DAC operating behaviors

Table 36. 12-bit DAC operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DDA_DACLP}	Supply current — low-power mode	—	—	250	μA	—
I_{DDA_DACHP}	Supply current — high-speed mode	—	—	900	μA	—
t_{DACLP}	Full-scale settling time (0x080 to 0xF7F) — low-power mode	—	100	200	μs	[1]
t_{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	μs	[1]
$t_{CCDACLP}$	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	—	0.7	1	μs	[1]
$V_{dacoutl}$	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	—	—	100	mV	—
$V_{dacouth}$	DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFF	V_{DACR} −100	—	V_{DACR}	mV	—
INL	Integral non-linearity error — high speed mode	—	—	±8	LSB	[2]
DNL	Differential non-linearity error — V_{DACR} > 2 V	—	—	±1	LSB	[3]
DNL	Differential non-linearity error — V_{DACR} = VREF_OUT	—	—	±1	LSB	[4]
V_{OFFSET}	Offset error	—	±0.4	±0.8	%FSR	[5]
E_G	Gain error	—	±0.1	±0.6	%FSR	[5]
PSRR	Power supply rejection ratio, V_{DDA} ≥ 2.4 V	60	—	90	dB	—
T_{CO}	Temperature coefficient offset voltage	—	3.7	—	μV/C	[6]
T_{GE}	Temperature coefficient gain error	—	0.000421	—	%FSR/C	—
R_{op}	Output resistance (load = 3 kΩ)	—	—	250	Ω	—
SR	Slew rate -80h→ F7Fh→ 80h • High power (SP_{HP})	1.2	1.7	—	V/μs	—
	• Low power (SP_{LP})	0.05	0.12	—		
BW	3 dB bandwidth	550	—	—	kHz	—

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 36. 12-bit DAC operating behaviors...*continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	• High power (SP_{HP})					
	• Low power (SP_{LP})	40	—	—		

[1] Settling within ±1 LSB
[2] The INL is measured for 0 + 100 mV to V_{DACR} − 100 mV
[3] The DNL is measured for 0 + 100 mV to V_{DACR} −100 mV
[4] The DNL is measured for 0 + 100 mV to V_{DACR} −100 mV with VDDA > 2.4 V
[5] Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} − 100 mV
[6] V_{DDA} = 3.0 V, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_C0:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device.




Figure 15. Typical INL error vs. digital code

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 16. Offset at half scale vs. temperature

4.7 Timers

See General switching specifications

4.8 Communication interfaces

4.8.1 USB electrical specifications

The USB electrical for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit usb.org

Note:

The IRC48M does not meet the USB jitter specifications for certification for Host mode operation.

This device cannot support Host mode operation.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

4.8.2 USB VREG electrical specifications

Table 37. USB VREG electrical specifications

Symbol	Description	Min.	Typ. [1]	Max.	Unit	Notes
V_{REGIN}	Input supply voltage	2.7	—	5.5	V	—
I_{DDon}	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	—	125	186	µA	—
I_{DDstby}	Quiescent current — Standby mode, load current equal zero	—	1.1	10	µA	—
I_{DDoff}	Quiescent current — Shutdown mode • VREGIN = 5.0 V and temperature = 25 °C	—	650	—	nA	—
	• Across operating voltage and temperature	—	—	4	µA	
$I_{LOADrun}$	Maximum load current — Run mode	—	—	120	mA	—
$I_{LOADstby}$	Maximum load current — Standby mode	—	—	1	mA	—
$V_{Reg33out}$	Regulator output voltage — Input supply (VREGIN) > 3.6 V • Run mode	3	3.3	3.6	V	—
	• Standby mode	2.1	2.8	3.6	V	
$V_{Reg33out}$	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	—	3.6	V	[2]
C_{OUT}	External output capacitor	1.76	2.2	8.16	µF	—
ESR	External output capacitor equivalent series resistance	1	—	100	mΩ	—
I_{LIM}	Short circuit current	—	290	—	mA	—

[1] Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.
[2] Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I_{Load}.

4.8.3 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with controller and target operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to 20% V_{DD} and 80% V_{DD} thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 38. SPI controller mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f_{op}	Frequency of operation	$f_{periph}/2048$	f_{periph} /2	Hz	[1]
2	t_{SPSCK}	SPSCK period	2 x t_{periph}	2048 x t_{periph}	ns	[2]
3	t_{Lead}	Enable lead time	1/2	—	t_{SPSCK}	—
4	t_{Lag}	Enable lag time	1/2	—	t_{SPSCK}	—
5	t_{WSPSCK}	Clock (SPSCK) high or low time	t_{periph} - 30	1024 x t_{periph}	ns	—
6	t_{SU}	Data setup time (inputs)	18	—	ns	—
7	t_{HI}	Data hold time (inputs)	0	—	ns	—
8	t_{v}	Data valid (after SPSCK edge)	—	15	ns	—
9	t_{HO}	Data hold time (outputs)	0	—	ns	—
10	t_{RI}	Rise time input	—	t_{periph}- 25	ns	—
	t_{FI}	Fall time input				
11	t_{RO}	Rise time output	—	25	ns	—
	t_{FO}	Fall time output				

[1] For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).
[2] $t_{periph} = 1/f_{periph}$

Table 39. SPI controller mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f_{op}	Frequency of operation	$f_{periph}/2048$	f_{periph} /2	Hz	[1]
2	t_{SPSCK}	SPSCK period	2 x t_{periph}	2048 x t_{periph}	ns	[2]
3	t_{Lead}	Enable lead time	1/2	—	t_{SPSCK}	—
4	t_{Lag}	Enable lag time	1/2	—	t_{SPSCK}	—
5	t_{WSPSCK}	Clock (SPSCK) high or low time	t_{periph}- 30	1024 x t_{periph}	ns	—
6	t_{SU}	Data setup time (inputs)	96	—	ns	—

Table continues on the next page...


All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 39. SPI controller mode timing on slew rate enabled pads...*continued*

Num.	Symbol	Description	Min.	Max.	Unit	Note
7	t_{HI}	Data hold time (inputs)	0	—	ns	—
8	t_v	Data valid (after SPSCK edge)	—	52	ns	—
9	t_{HO}	Data hold time (outputs)	0	—	ns	—
10	t_{RI}	Rise time input	—	t_{periph} - 25	ns	—
	t_{FI}	Fall time input				
11	t_{RO}	Rise time output	—	36	ns	—
	t_{FO}	Fall time output				

[1] For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).
[2] $t_{periph} = 1/f_{periph}$




1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. SPI controller mode timing (CPHA = 0)

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.



1.If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI controller mode timing (CPHA = 1)

Table 40. SPI target mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f_{op}	Frequency of operation	0	$f_{periph}/4$	Hz	[1]
2	t_{SPSCK}	SPSCK period	4 x t_{periph}	—	ns	[2]
3	t_{Lead}	Enable lead time	1	—	t_{periph}	—
4	t_{Lag}	Enable lag time	1	—	t_{periph}	—
5	t_{WSPSCK}	Clock (SPSCK) high or low time	t_{periph} - 30	—	ns	—
6	t_{SU}	Data setup time (inputs)	2.5	—	ns	—
7	t_{HI}	Data hold time (inputs)	3.5	—	ns	—
8	t_a	Target access time	—	t_{periph}	ns	[3]
9	t_{dis}	Target MISO disable time	—	t_{periph}	ns	[4]
10	t_v	Data valid (after SPSCK edge)	—	31	ns	—
11	t_{HO}	Data hold time (outputs)	0	—	ns	—
12	t_{RI}	Rise time input	—	t_{periph} - 25	ns	—
	t_{FI}	Fall time input				
13	t_{RO}	Rise time output	—	25	ns	—
	t_{FO}	Fall time output				

[1] For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).
[2] $t_{periph} = 1/f_{periph}$

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

[3] Time to data active from high-impedance state
[4] Hold time to high-impedance state

Table 41. SPI target mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f_{op}	Frequency of operation	0	$f_{periph}/4$	Hz	[1]
2	t_{SPSCK}	SPSCK period	4 x t_{periph}	—	ns	[2]
3	t_{Lead}	Enable lead time	1	—	t_{periph}	—
4	t_{Lag}	Enable lag time	1	—	t_{periph}	—
5	t_{WSPSCK}	Clock (SPSCK) high or low time	t_{periph} - 30	—	ns	—
6	t_{SU}	Data setup time (inputs)	2	—	ns	—
7	t_{HI}	Data hold time (inputs)	7	—	ns	—
8	t_a	Target access time	—	t_{periph}	ns	[3]
9	t_{dis}	Target MISO disable time	—	t_{periph}	ns	[4]
10	t_v	Data valid (after SPSCK edge)	—	122	ns	—
11	t_{HO}	Data hold time (outputs)	0	—	ns	—
12	t_{RI}	Rise time input	—	t_{periph}- 25	ns	—
	t_{FI}	Fall time input				
13	t_{RO}	Rise time output	—	36	ns	—
	t_{FO}	Fall time output				

[1] For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).
[2] $t_{periph} = 1/f_{periph}$
[3] Time to data active from high-impedance state
[4] Hold time to high-impedance state

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 19. SPI target mode timing (CPHA = 0)




Figure 20. SPI target mode timing (CPHA = 1)

4.8.4 I²C

4.8.4.1 Inter-Integrated Circuit Interface (I2C) timing

Table 42. I2C timing

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f_{SCL}	0	100	0	400 [1]	kHz

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 42. I2C timing...*continued*

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t_{HD}; STA	4	—	0.6	—	µs
LOW period of the SCL clock	t_{LOW}	4.7	—	1.25	—	µs
HIGH period of the SCL clock	t_{HIGH}	4	—	0.6	—	µs
Set-up time for a repeated START condition	t_{SU}; STA	4.7	—	0.6	—	µs
Data hold time for I²C bus device	t_{HD} DAT	0 [2]	3.45 [3]	0 [4]	0.9[2]	µs
Data set-up time	t_{SU}; DAT	250 [5]	—	100[3] , [6]	—	ns
Rise time of SDA and SCL signals	t_r	—	1000	20 + 0.1C_b [7]	300	ns
Fall time of SDA and SCL signals	t_f	—	300	20 +0.1C_b [6]	300	ns
Set-up time for STOP condition	t_{SU}; STO	4	—	0.6	—	µs
Bus free time between STOP and START condition	t_{BUF}	4.7	—	1.3	—	µs
Pulse width of spikes that must be suppressed by the input filter	t_{SP}	N/A	N/A	0	50	ns

[1] The maximum SCL Clock Frequency in Fast mode with maximum bus loading can be achieved only when using the high drive pins across the full voltage range and when using the normal drive pins and VDD ≥ 2.7 V.
[2] The controller mode I2C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no targets acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
[3] The maximum t_{HD}; DAT must be met only if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.
[4] Input signal Slew = 10 ns and Output Load = 50 pF
[5] Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
[6] A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement $t_{SU;\,DAT}$ ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t_{rmax} + $t_{SU;\,DAT}$= 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification) before the SCL line is released.
[7] C_b = total capacitance of the one bus line in pF.

To achieve 1 MHz I²C clock rates, consider the following recommendations:

- To counter the effects of clock stretching, the I²C baud rate select bits can be configured for faster than desired baud rate.
- Use high drive pad and DSE bit should be set in PORTx_PCRn register.
- Minimize loading on the I²C SDA and SCL pins to ensure fastest rise times for the SCL line to avoid clock stretching.
- Use smaller pull up resistors on SDA and SCL to reduce the RC time constant.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 43. I²C 1 Mbit/s timing

Characteristic	Symbol	Minimum	Maximum	Unit
SCL Clock Frequency	f_{SCL}	0	1 [1]	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t_{HD}; STA	0.26	—	µs
LOW period of the SCL clock	t_{LOW}	0.5	—	µs
HIGH period of the SCL clock	t_{HIGH}	0.26	—	µs
Set-up time for a repeated START condition	t_{SU}; STA	0.26	—	µs
Data hold time for I²C bus devices	t_{HD}; DAT	0	—	µs
Data set-up time	t_{SU}; DAT	50	—	ns
Rise time of SDA and SCL signals	t_r	20 +0.1C_b	120	ns
Fall time of SDA and SCL signals	t_f	20 +0.1C_b [2]	120	ns
Set-up time for STOP condition	t_{SU}; STO	0.26	—	µs
Bus free time between STOP and START condition	t_{BUF}	0.5	—	µs
Pulse width of spikes that must be suppressed by the input filter	t_{SP}	0	50	ns

[1] The maximum SCL clock frequency of 1 Mbit/s can support maximum bus loading when using the high drive pins across the full voltage range.
[2] C_b = total capacitance of one bus line in pF.




Figure 21. Timing definition for devices on the I²C bus

4.8.5 UART

See General switching specifications

4.8.6 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in controller mode (clocks are driven) and target mode (clocks are input). All timing is given for non-inverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a non-inverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

4.8.6.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Table 44. I2S/SAI controller mode timing

Num.	Characteristic	Min.	Max.	Unit
—	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	—	ns
S2	I2S_MCLK (as an input) pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	—	15.5	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	—	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	19	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	26	—	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns




Figure 22. I2S/SAI timing — controller modes

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 45. I2S/SAI target mode timing

Num.	Characteristic	Min.	Max.	Unit
—	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	10	—	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	—	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	—	33	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	10	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid [1]	—	28	ns

[1] Applies to first bit in each frame and only if the TCR4[FSE] bit is clear.




Figure 23. I2S/SAI timing — target modes

4.8.6.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 46. I2S/SAI controller mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
—	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	—	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	—	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	—	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	—	—	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns




Figure 24. I2S/SAI timing — controller modes

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 47. I2S/SAI target mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
—	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	—	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	—	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	—	87	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid	—	72	ns




Figure 25. I2S/SAI timing — target modes

4.9 Human-machine interfaces (HMI)

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

4.9.1 LCD electrical characteristics

Table 48. LCD electrical characteristics

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{Frame}	LCD frame frequency • GCR[FFR] = 0	23.3	—	73.1	Hz	—
	• GCR[FFR] = 1	46.6	—	146.2	Hz	
C_{LCD}	LCD charge pump capacitance — nominal value	—	100	—	nF	—
C_{BYLCD}	LCD bypass capacitance — nominal value	—	100	—	nF	[1]
C_{Glass}	LCD glass capacitance	—	2000	8000	pF	[2]
V_{IREG}	VIREG • RVTRIM = 0000	—	0.91	—	V	[3]
	• RVTRIM = 1000	—	0.92	—		
	• RVTRIM = 0100	—	0.93	—		
	• RVTRIM = 1100	—	0.94	—		
	• RVTRIM = 0010	—	0.96	—		
	• RVTRIM = 1010	—	0.97	—		
	• RVTRIM = 0110	—	0.98	—		
	• RVTRIM = 1110	—	0.99	—		
	• RVTRIM = 0001	—	1.01	—		
	• RVTRIM = 1001	—	1.02	—		
	• RVTRIM = 0101	—	1.03	—		
	• RVTRIM = 1101	—	1.05	—		
	• RVTRIM = 0011	—	1.06	—		
	• RVTRIM = 1011	—	1.07	—		
	• RVTRIM = 0111	—	1.08	—		
	• RVTRIM = 1111	—	1.09	—		
Δ_{RTRIM}	V_{IREG}	—	—	3.0	% V_{IREG}	—

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 48. LCD electrical characteristics*...continued*

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{VIREG}	V_{IREG}	—	1	—	µA	—
I_{RBIAS}	RBIAS current adder • LADJ = 10 or 11 — High load (LCD glass capacitance ≤ 8000 pF)	—	10	—	µA	—
	• LADJ = 00 or 01 — Low load (LCD glass capacitance ≤ 2000 pF)	—	1	—	µA	
R_{RBIAS}	RBIAS resistor values • LADJ = 10 or 11 — High load (LCD glass capacitance ≤ 8000 pF)	—	0.28	—	MΩ	—
	• LADJ = 00 or 01 — Low load (LCD glass capacitance ≤ 2000 pF)	—	2.98	—	MΩ	
VLL1	VLL1 voltage	—	—	V_{IREG}	V	[4]
VLL2	VLL2 voltage	—	—	2 x V_{IREG}	V	[4]
VLL3	VLL3 voltage	—	—	3 x V_{IREG}	V	[4]
VLL1	VLL1 voltage	—	—	V_{DDA} / 3	V	[5]
VLL2	VLL2 voltage	—	—	V_{DDA} / 1.5	V	[5]
VLL3	VLL3 voltage	—	—	V_{DDA}	V	[5]

[1] The actual value used could vary with tolerance.
[2] For highest glass capacitance values, LCD_GCR[LADJ] should be configured as specified in the LCD Controller chapter within the device's reference manual.
[3] V_{IREG} maximum should never be externally driven to any level other than V_{DD} - 0.15 V
[4] VLL1, VLL2 and VLL3 are a function of V_{IREG} only when the regulator is enabled (GCR[RVEN]=1) and the charge pump is enabled (GCR[CPSEL]=1).
[5] VLL1, VLL2 and VLL3 are a function of V_{DDA} only under either of the following conditions:

- The charge pump is enabled (GCR[CPSEL] = 1), the regulator is disabled (GCR[RVEN] = 0), and VLL3 = V_{DDA} through the internal power switch (GCR[VSUPPLY]=0).
- The resistor bias string is enabled (GCR[CPSEL] = 0), the regulator is disabled (GCR[RVEN] = 0), and VLL3 is connected to V_{DDA} externally (GCR[VSUPPLY]=1).

5 Dimensions

5.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 49. Obtaining package dimensions

If you want the drawing for this package	Then use this document number
32-pin QFN	98ASA00615D
48-pin QFN	98ASA00616D
64-pin LQFP	98ASS23234W
64-pin MAPBGA	98ASA00420D

6 Pinouts and Packaging

6.1 Signal Multiplexing and Pin Assignments

6.1.1 MCX C44x pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.
Note: *VREFH can act as VREF_OUT when VREFV1 module is enabled.*

Table 50. MCX C44x pin assignments

64 MAP BGA	64 LQFP	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
A1	1	PTE0	DISABLED	LCD_P48	PTE0/ CLKOUT32K	SPI1_MISO	LPUART1_TX	RTC_CLKOUT	CMP0_OUT	I2C1_SDA	LCD_P48
B1	2	PTE1	DISABLED	LCD_P49	PTE1	SPI1_MOSI	LPUART1_RX		SPI1_MISO	I2C1_SCL	LCD_P49
—	3	VDD	VDD	VDD							
C4	4	VSS	VSS	VSS							
E1	5	USB0_DP	USB0_DP	USB0_DP							
D1	6	USB0_DM	USB0_DM	USB0_DM							
E2	7	VOUT33	VOUT33	VOUT33							
D2	8	VREGIN	VREGIN	VREGIN							
G1	9	PTE20	ADC0_DP0/ ADC0_SE0	LCD_P59/ ADC0_D	PTE20		TPM1_CH0	LPUART0_TX		FXI00_D4	LCD_P59

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 50. MCX C44x pin assignments...*continued*

64 MAP BGA	64 LQFP	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
				P0/ ADC0_SE0							
F1	10	PTE21	ADC0_DM0/ ADC0_SE4a	LCD_P60/ ADC0_DM0/ ADC0_SE4a	PTE21		TPM1_CH1	LPUART0_RX		FXIO0_D5	LCD_P60
G2	11	PTE22	ADC0_DP3/ ADC0_SE3	ADC0_DP3/ ADC0_SE3	PTE22		TPM2_CH0	UART2_TX		FXIO0_D6	
F2	12	PTE23	ADC0_DM3/ ADC0_SE7a	ADC0_DM3/ ADC0_SE7a	PTE23		TPM2_CH1	UART2_RX		FXIO0_D7	
F4	13	VDDA	VDDA	VDDA							
G4	14	VREFH	VREFH	VREFH							
G3	15	VREFL	VREFL	VREFL							
F3	16	VSSA	VSSA	VSSA							
H1	17	PTE29	CMP0_IN5/ ADC0_SE4b	CMP0_IN5/ ADC0_SE4b	PTE29		TPM0_CH2	TPM_CLKIN0			
H2	18	PTE30	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	PTE30		TPM0_CH3	TPM_CLKIN1	LPUART1_TX	LPTMR0_ ALT1	
H3	19	PTE31	DISABLED		PTE31		TPM0_CH4				
H4	20	PTE24	DISABLED		PTE24		TPM0_CH0		I2C0_SCL		

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 50. MCX C44x pin assignments...*continued*

64 MAP BGA	64 LQFP	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
H5	21	PTE25	DISABLED		PTE25		TPM0_CH1		I2C0_SDA		
D3	22	PTA0	SWD_CLK		PTA0		TPM0_CH5				SWD_CLK
D4	23	PTA1	DISABLED		PTA1	LPUART0_RX	TPM2_CH0				
E5	24	PTA2	DISABLED		PTA2	LPUART0_TX	TPM2_CH1				
D5	25	PTA3	SWD_DIO		PTA3	I2C1_SCL	TPM0_CH0				SWD_DIO
G5	26	PTA4	NMI_b		PTA4	I2C1_SDA	TPM0_CH1				NMI_b
F5	27	PTA5	DISABLED		PTA5	USB_CLKIN	TPM0_CH2			I2S0_TX_BCLK	
H6	28	PTA12	DISABLED		PTA12		TPM1_CH0			I2S0_TXD0	
G6	29	PTA13	DISABLED		PTA13		TPM1_CH1			I2S0_TX_FS	
G7	30	VDD	VDD	VDD							
H7	31	VSS	VSS	VSS							
H8	32	PTA18	EXTAL0	EXTAL0	PTA18		LPUART1_RX	TPM_CLKIN0			
G8	33	PTA19	XTAL0	XTAL0	PTA19		LPUART1_TX	TPM_CLKIN1		LPTMR0_ALT1	
F8	34	PTA20	RESET_b		PTA20						RESET_b
F7	35	PTB0/LLWU_P5	LCD_P0/ADC0_SE8	LCD_P0/ADC0_SE8	PTB0/LLWU_P5	I2C0_SCL	TPM1_CH0				LCD_P0
F6	36	PTB1	LCD_P1/	LCD_P1/	PTB1	I2C0_SDA	TPM1_CH1				LCD_P1

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 50. MCX C44x pin assignments...*continued*

64 MAP BGA	64 LQFP	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
			ADC0_SE9	ADC0_SE9							
E7	37	PTB2	LCD_P2/ ADC0_SE12	LCD_P2/ ADC0_SE12	PTB2	I2C0_SCL	TPM2_CH0				LCD_P2
E8	38	PTB3	LCD_P3/ ADC0_SE13	LCD_P3/ ADC0_SE13	PTB3	I2C0_SDA	TPM2_CH1				LCD_P3
E6	39	PTB16	LCD_P12	LCD_P12	PTB16	SPI1_MOSI	LPUART0_RX	TPM_CLKIN0	SPI1_MISO		LCD_P12
D7	40	PTB17	LCD_P13	LCD_P13	PTB17	SPI1_MISO	LPUART0_TX	TPM_CLKIN1	SPI1_MOSI		LCD_P13
D6	41	PTB18	LCD_P14	LCD_P14	PTB18		TPM2_CH0	I2S0_TX_ BCLK			LCD_P14
C7	42	PTB19	LCD_P15	LCD_P15	PTB19		TPM2_CH1	I2S0_TX_FS			LCD_P15
D8	43	PTC0	LCD_P20/ ADC0_SE14	LCD_P20/ ADC0_SE14	PTC0		EXTRG_IN	audioUSB_ SOF_OUT	CMP0_OUT	I2S0_TXD0	LCD_P20
C6	44	PTC1/ LLWU_P6/ RTC_CLKIN	LCD_P21/ ADC0_SE15	LCD_P21/ ADC0_SE15	PTC1/ LLWU_P6/ RTC_CLKIN	I2C1_SCL		TPM0_CH0		I2S0_TXD0	LCD_P21
B7	45	PTC2	LCD_P22/ ADC0_SE11	LCD_P22/ ADC0_SE11	PTC2	I2C1_SDA		TPM0_CH1		I2S0_TX_FS	LCD_P22
C8	46	PTC3/ LLWU_P7	LCD_P23	LCD_P23	PTC3/ LLWU_P7	SPI1_SCK	LPUART1_RX	TPM0_CH2	CLKOUT	I2S0_TX_ BCLK	LCD_P23
E3	47	VSS	VSS	VSS							
E4	—	VDD	VDD	VDD							

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 50. MCX C44x pin assignments...*continued*

64 MAP BGA	64 LQFP	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
C5	48	VLL3	VLL3	VLL3							
A6	49	VLL2	VLL2	VLL2/ LCD_P4	PTC20						LCD_P4
B5	50	VLL1	VLL1	VLL1/ LCD_P5	PTC21						LCD_P5
B4	51	VCAP2	VCAP2	VCAP2/ LCD_P6	PTC22						LCD_P6
A5	52	VCAP1	VCAP1	VCAP1/ LCD_P39	PTC23						LCD_P39
B8	53	PTC4/ LLWU_P8	LCD_P24	LCD_P24	PTC4/ LLWU_P8	SPI0_SS	LPUART1_TX	TPM0_CH3	I2S0_MCLK		LCD_P24
A8	54	PTC5/ LLWU_P9	LCD_P25	LCD_P25	PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	I2S0_RXD0		CMP0_OUT	LCD_P25
A7	55	PTC6/ LLWU_P10	LCD_P26/ CMP0_IN0	LCD_P26/ CMP0_IN0	PTC6/ LLWU_P10	SPI0_MOSI	EXTRG_IN	I2S0_RX_ BCLK	SPI0_MISO	I2S0_MCLK	LCD_P26
B6	56	PTC7	LCD_P27/ CMP0_IN1	LCD_P27/ CMP0_IN1	PTC7	SPI0_MISO	audioUSB_ SOF_OUT	I2S0_RX_FS	SPI0_MOSI		LCD_P27
C3	57	PTD0	LCD_P40	LCD_P40	PTD0	SPI0_SS		TPM0_CH0		FXI00_D0	LCD_P40
A4	58	PTD1	LCD_P41/ ADC0_SE5b	LCD_P41/ ADC0_SE5b	PTD1	SPI0_SCK		TPM0_CH1		FXIO0_D1	LCD_P41
C2	59	PTD2	LCD_P42	LCD_P42	PTD2	SPI0_MOSI	UART2_RX	TPM0_CH2	SPI0_MISO	FXIO0_D2	LCD_P42
B3	60	PTD3	LCD_P43	LCD_P43	PTD3	SPI0_MISO	UART2_TX	TPM0_CH3	SPI0_MOSI	FXIO0_D3	LCD_P43

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 50. MCX C44x pin assignments...*continued*

64 MAP BGA	64 LQFP	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
A3	61	PTD4/ LLWU_P14	LCD_P44	LCD_P44	PTD4/ LLWU_P14	SPI1_SS	UART2_RX	TPM0_CH4		FXI00_D4	LCD_P44
C1	62	PTD5	LCD_P45/ ADC0_SE6b	LCD_P45/ ADC0_SE6b	PTD5	SPI1_SCK	UART2_TX	TPM0_CH5		FXIO0_D5	LCD_P45
B2	63	PTD6/ LLWU_P15	LCD_P46/ ADC0_SE7b	LCD_P46/ ADC0_SE7b	PTD6/ LLWU_P15	SPI1_MOSI	LPUART0_RX		SPI1_MISO	FXIO0_D6	LCD_P46
A2	64	PTD7	LCD_P47	LCD_P47	PTD7	SPI1_MISO	LPUART0_TX		SPI1_MOSI	FXIO0_D7	LCD_P47

6.1.2 MCX C24x pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Note: *VREFH can act as VREF_OUT when VREFV1 module is enabled.*

Note: *It is prohibited to set VREFEN in 32 QFN pin package as 1.2 V on-chip voltage is not available in this package.*

Table 51. MCX C24x pin assignments

32 QFN	48 QFN	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
—	1	VDD	VDD	VDD							
—	7	PTE20	ADC0_DP0/ ADC0_SE0	ADC0_DP0/ ADC0_SE0	PTE20		TPM1_CH0	LPUART0_TX		FXI00_D4	
—	8	PTE21	ADC0_DM0/ ADC0_SE4a	ADC0_DM0/ ADC0_SE4a	PTE21		TPM1_CH1	LPUART0_RX		FXIO0_D5	
—	10	VREFH	VREFH	VREFH							
—	11	VREFL	VREFL	VREFL							
—	13	PTE29	CMP0_IN5/	CMP0_IN5/	PTE29		TPM0_CH2	TPM_CLKIN0			

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 51. MCX C24x pin assignments...*continued*

32 QFN	48 QFN	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
			ADC0_SE4b	ADC0_SE4b							
—	15	PTE24	DISABLED		PTE24		TPM0_CH0		I2C0_SCL		
—	16	PTE25	DISABLED		PTE25		TPM0_CH1		I2C0_SDA		
—	29	PTB2	ADC0_SE12	ADC0_SE12	PTB2	I2C0_SCL	TPM2_CH0				
—	30	PTB3	ADC0_SE13	ADC0_SE13	PTB3	I2C0_SDA	TPM2_CH1				
—	31	PTB16	Disabled		PTB16	SPI1_MOSI	LPUART0_RX	TPM_CLKIN0	SPI1_MISO		
—	32	PTB17	Disabled		PTB17	SPI1_MISO	LPUART0_TX	TPM_CLKIN1	SPI1_MOSI		
—	33	PTC0	ADC0_SE14	ADC0_SE14	PTC0		EXTRG_IN	audioUSB_SOF_OUT	CMP0_OUT	I2S0_TXD0	
—	41	PTD0	DISABLED		PTD0	SPI0_SS		TPM0_CH0		FXI00_D0	
—	42	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK		TPM0_CH1		FXIO0_D1	
—	43	PTD2	DISABLED		PTD2	SPI0_MOSI	UART2_RX	TPM0_CH2	SPI0_MISO	FXIO0_D2	
—	44	PTD3	DISABLED		PTD3	SPI0_MISO	UART2_TX	TPM0_CH3	SPI0_MOSI	FXIO0_D3	
1	—	PTE0	DISABLED		PTE0/CLKOUT32K	SPI1_MISO	LPUART1_TX	RTC_CLKOUT	CMP0_OUT	I2C1_SDA	
2	2	VSS	VSS	VSS							
3	3	USB0_DP	USB0_DP	USB0_DP							

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 51. MCX C24x pin assignments...*continued*

32 QFN	48 QFN	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
4	4	USB0_DM	USB0_DM	USB0_DM							
5	5	VOUT33	VOUT33	VOUT33							
6	6	VREGIN	VREGIN	VREGIN							
7	9	VDDA	VDDA	VDDA							
8	12	VSSA	VSSA	VSSA							
9	14	PTE30	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	PTE30		TPM0_CH3	TPM_CLKIN1	LPUART1_TX	LPTMR0_ ALT1	
10	17	PTA0	SWD_CLK		PTA0		TPM0_CH5				SWD_CLK
11	18	PTA1	DISABLED		PTA1	LPUART0_RX	TPM2_CH0				
12	19	PTA2	DISABLED		PTA2	LPUART0_TX	TPM2_CH1				
13	20	PTA3	SWD_DIO		PTA3	I2C1_SCL	TPM0_CH0				SWD_DIO
14	21	PTA4	NMI_b		PTA4	I2C1_SDA	TPM0_CH1				NMI_b
15	22	VDD	VDD	VDD							
16	23	VSS	VSS	VSS							
17	24	PTA18	EXTAL0	EXTAL0	PTA18		LPUART1_RX	TPM_CLKIN0			
18	25	PTA19	XTAL0	XTAL0	PTA19		LPUART1_TX	TPM_CLKIN1		LPTMR0_ ALT1	
19	26	PTA20	RESET_b		PTA20						RESET_b

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 51. MCX C24x pin assignments...*continued*

32 QFN	48 QFN	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
20	27	PTB0/ LLWU_P 5	ADC0_S E8	ADC0_S E8	PTB0/ LLWU_P 5	I2C0_S CL	TPM1_C H0				
21	28	PTB1	ADC0_S E9	ADC0_S E9	PTB1	I2C0_S DA	TPM1_C H1				
22	34	PTC1/ LLWU_P 6/ RTC_CL KIN	ADC0_S E15	ADC0_S E15	PTC1/ LLWU_P 6/ RTC_CL KIN	I2C1_S CL		TPM0_C H0		I2S0_TX D0	
23	35	PTC2	ADC0_S E11	ADC0_S E11	PTC2	I2C1_S DA		TPM0_C H1		I2S0_TX _FS	
24	36	PTC3/ LLWU_P 7	DISABL ED		PTC3/ LLWU_P 7	SPI1_S CK	LPUART 1_RX	TPM0_C H2	CLKOU T	I2S0_TX _ BCLK	
25	37	PTC4/ LLWU_P 8	DISABL ED		PTC4/ LLWU_P 8	SPI0_S S	LPUART 1_TX	TPM0_C H3	I2S0_M CLK		
26	38	PTC5/ LLWU_P 9	DISABL ED		PTC5/ LLWU_P 9	SPI0_S CK	LPTMR0 _ ALT2	I2S0_R XD0		CMP0_ OUT	
27	39	PTC6/ LLWU_P 10	CMP0_I N0	CMP0_I N0	PTC6/ LLWU_P 10	SPI0_M OSI	EXTRG_ IN	I2S0_R X_ BCLK	SPI0_MI SO	I2S0_M CLK	
28	40	PTC7	CMP0_I N1	CMP0_I N1	PTC7	SPI0_MI SO	audioUS B_ SOF_O UT	I2S0_R X_FS	SPI0_M OSI		
29	45	PTD4/ LLWU_P 14	DISABL ED		PTD4/ LLWU_P 14	SPI1_S S	UART2_ RX	TPM0_C H4		FXI00_D 4	
30	46	PTD5	ADC0_S E6b	ADC0_S E6b	PTD5	SPI1_S CK	UART2_ TX	TPM0_C H5		FXIO0_ D5	
31	47	PTD6/ LLWU_P 15	ADC0_S E7b	ADC0_S E7b	PTD6/ LLWU_P 15	SPI1_M OSI	LPUART 0_RX		SPI1_MI SO	FXIO0_ D6	

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 51. MCX C24x pin assignments...*continued*

32 QFN	48 QFN	Pin name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
32	48	PTD7	DISABLED		PTD7	SPI1_MISO	LPUART0_TX		SPI1_MOSI	FXIO0_D7	

6.1.3 MCX C14x pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Note: *VREFH can act as VREF_OUT when VREFV1 module is enabled.*

Table 52. MCX C14x Pin Assignments

32 QFN	48 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
—	1	VDD	VDD	VDD							
—	2	VSS	VSS	VSS							
—	7	PTE20	ADC0_DP0/ADC0_SE0	ADC0_DP0/ADC0_SE0	PTE20		TPM1_CH0	LPUART0_TX		FXI00_D4	
—	8	PTE21	ADC0_DM0/ADC0_SE4a	ADC0_DM0/ADC0_SE4a	PTE21		TPM1_CH1	LPUART0_RX		FXIO0_D5	
—	10	VREFH	VREFH	VREFH							
—	11	VREFL	VREFL	VREFL							
—	13	PTE29	CMP0_IN5/ADC0_SE4b	CMP0_IN5/ADC0_SE4b	PTE29		TPM0_CH2	TPM_CLKIN0			
—	15	PTE24	DISABLED		PTE24		TPM0_CH0		I2C0_SCL		
—	16	PTE25	DISABLED		PTE25		TPM0_CH1		I2C0_SDA		
—	29	PTB2	ADC0_SE12	ADC0_SE12	PTB2	I2C0_SCL	TPM2_CH0				
—	30	PTB3	ADC0_SE13	ADC0_SE13	PTB3	I2C0_SDA	TPM2_CH1				

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 52. MCX C14x Pin Assignments*...continued*

32 QFN	48 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
—	31	PTB16	DISABLED		PTB16	SPI1_MOSI	LPUART0_RX	TPM_CLKIN0	SPI1_MISO		
—	32	PTB17	DISABLED		PTB17	SPI1_MISO	LPUART0_TX	TPM_CLKIN1	SPI1_MOSI		
—	33	PTC0	ADC0_SE14	ADC0_SE14	PTC0		EXTRG_IN	audioUSB_SOF_OUT	CMP0_OUT	I2S0_TXD0	
—	41	PTD0	DISABLED		PTD0	SPI0_PCS0		TPM0_CH0		FXI00_D0	
—	42	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK		TPM0_CH1		FXIO0_D1	
—	43	PTD2	DISABLED		PTD2	SPI0_MOSI	UART2_RX	TPM0_CH2	SPI0_MISO	FXIO0_D2	
—	44	PTD3	DISABLED		PTD3	SPI0_MISO	UART2_TX	TPM0_CH3	SPI0_MOSI	FXIO0_D3	
—	—	Reserved	Reserved	Reserved							
—	—	Reserved	Reserved	Reserved							
—	—	Reserved	Reserved	Reserved							
—	—	Reserved	Reserved	Reserved							
1	—	PTE0	DISABLED		PTE0/CLKOUT32K	SPI1_MISO	LPUART1_TX	RTC_CLKOUT	CMP0_OUT	I2C1_SDA	
2	—	PTE1	DISABLED		PTE1	SPI1_MOSI	LPUART1_RX		SPI1_MISO	I2C1_SCL	
3	3	PTE16	ADC0_DP1/ADC0_SE1	ADC0_DP1/ADC0_SE1	PTE16	SPI0_PCS0	UART2_TX	TPM_CLKIN0		FXI00_D0	

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 52. MCX C14x Pin Assignments*...continued*

32 QFN	48 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
4	4	PTE17	ADC0_DM1/ ADC0_SE5a	ADC0_DM1/ ADC0_SE5a	PTE17	SPI0_SCK	UART2_RX	TPM_CLKIN1	LPTMR0_ ALT3	FXI00_D1	
5	5	PTE18	ADC0_DP2/ ADC0_SE2	ADC0_DP2/ ADC0_SE2	PTE18	SPI0_MOSI		I2C0_SDA	SPI0_MISO	FXI00_D2	
6	6	PTE19	ADC0_DM2/ ADC0_SE6a	ADC0_DM2/ ADC0_SE6a	PTE19	SPI0_MISO		I2C0_SCL	SPI0_MOSI	FXI00_D3	
7	9	VDDA	VDDA	VDDA							
8	12	VSSA	VSSA	VSSA							
9	14	PTE30	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	PTE30		TPM0_CH3	TPM_CLKIN1	LPUART1_TX	LPTMR0_ ALT1	
10	17	PTA0	SWD_CLK		PTA0		TPM0_CH5				SWD_CLK
11	18	PTA1	DISABLED		PTA1	LPUART0_RX	TPM2_CH0				
12	19	PTA2	DISABLED		PTA2	LPUART0_TX	TPM2_CH1				
13	20	PTA3	SWD_DIO		PTA3	I2C1_SCL	TPM0_CH0				SWD_DIO
14	21	PTA4	NMI_b		PTA4	I2C1_SDA	TPM0_CH1				NMI_b
15	22	VDD	VDD	VDD							
16	23	VSS	VSS	VSS							
17	24	PTA18	EXTAL0	EXTAL0	PTA18		LPUART1_RX	TPM_CLKIN0			

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 52. MCX C14x Pin Assignments*...continued*

32 QFN	48 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
18	25	PTA19	XTAL0	XTAL0	PTA19		LPUART1_TX	TPM_CLKIN1		LPTMR0_ ALT1	
19	26	PTA20	RESET_b		PTA20						RESET_b
20	27	PTB0/ LLWU_P5	ADC0_SE8	ADC0_SE8	PTB0/ LLWU_P5	I2C0_SCL	TPM1_CH0				
21	28	PTB1	ADC0_SE9	ADC0_SE9	PTB1	I2C0_SDA	TPM1_CH1				
22	34	PTC1/ LLWU_P6/ RTC_CLKIN	ADC0_SE15	ADC0_SE15	PTC1/ LLWU_P6/ RTC_CLKIN	I2C1_SCL		TPM0_CH0		I2S0_TXD0	
23	35	PTC2	ADC0_SE11	ADC0_SE11	PTC2	I2C1_SDA		TPM0_CH1		I2S0_TX_FS	
24	36	PTC3/ LLWU_P7	DISABLED		PTC3/ LLWU_P7	SPI1_SCK	LPUART1_RX	TPM0_CH2	CLKOUT	I2S0_TX_ BCLK	
25	37	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	LPUART1_TX	TPM0_CH3	I2S0_MCLK		
26	38	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	I2S0_RXD0		CMP0_OUT	
27	39	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_MOSI	EXTRG_IN	I2S0_RX_ BCLK	SPI0_MISO	I2S0_MCLK	
28	40	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_MISO	audioUSB_ SOF_OUT	I2S0_RX_FS	SPI0_MOSI		
29	45	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI1_PCS0	UART2_RX	TPM0_CH4		FXI00_D4	
30	46	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI1_SCK	UART2_TX	TPM0_CH5		FXIO0_D5	

Table continues on the next page...

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Table 52. MCX C14x Pin Assignments*...continued*

32 QFN	48 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
31	47	PTD6/ LLWU_P 15	ADC0_S E7b	ADC0_S E7b	PTD6/ LLWU_P 15	SPI1_M OSI	LPUART 0_RX		SPI1_MI SO	FXIO0_ D6	
32	48	PTD7	DISABL ED		PTD7	SPI1_MI SO	LPUART 0_TX		SPI1_M OSI	FXIO0_ D7	

6.2 MCX C44X Family Pinouts

6.2.1 MCX C44x Pinouts

Figure below shows the 64 LQFP pinouts

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.





Figure 26. 64 LQFP Pinout diagram

Figure below shows the 64 MAPBGA pinouts

© 2026 NXP B.V. All rights reserved.



	1	2	3	4	5	6	7	8	
A	PTE0	PTD7	PTD4/ LLWU_P14	PTD1	VCAP1	VLL2	PTC6/ LLWU_P10	PTC5/ LLWU_P9	A
B	PTE1	PTD6/ LLWU_P15	PTD3	VCAP2	VLL1	PTC7	PTC2	PTC4/ LLWU_P8	B
C	PTD5	PTD2	PTD0	VSS	VLL3	PTC1/ LLWU_P6/ RTC_CLKIN	PTB19	PTC3/ LLWU_P7	C
D	USB0_DM	VREGIN	PTA0	PTA1	PTA3	PTB18	PTB17	PTC0	D
E	USB0_DP	VOUT33	VSS	VDD	PTA2	PTB16	PTB2	PTB3	E
F	PTE21	PTE23	VSSA	VDDA	PTA5	PTB1	PTB0/ LLWU_P5	PTA20	F
G	PTE20	PTE22	VREFL	VREFH	PTA4	PTA13	VDD	PTA19	G
H	PTE29	PTE30	PTE31	PTE24	PTE25	PTA12	VSS	PTA18	H
	1	2	3	4	5	6	7	8	

Figure 27. 64 MAPBGA Pinout diagram

6.2.2 MCX C24x Pinouts

Figure below shows the 32 QFN pinouts:

© 2026 NXP B.V. All rights reserved.




Figure 28. 32 QFN Pinout diagram

Figure below shows the 48 QFN pinouts:

© 2026 NXP B.V. All rights reserved.




Figure 29. 48 QFN Pinout diagram

6.2.3 MCX C14x Pinouts

Figure below shows the 32 QFN pinouts.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 30. 32 QFN Pinout diagram

Figure below shows the 48 QFN pinouts.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.




Figure 31. 48 QFN Pinout diagram

7 Ordering parts

7.1 Determining valid orderable parts

Valid orderable part numbers are provided on the Web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers.

8 Part identification

© 2026 NXP B.V. All rights reserved.

8.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

8.2 Format

Part numbers for this device have the following format:

B PS F D FS T PG SR PT

8.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Table 53. Part number fields descriptions

Field	Description	Values
B	Brand	• MCX
PS	Product series name	• C
F	Family	• 0 = Entry • 1 = Baseline • 2 = Baseline Enhance • 3 = Reserved • 4 = HMI
C	Core feature	• 4 = 48MHz
FS	Flash size	• 1 = 32 KB • 2 = 64 KB • 3 = 128 KB • 4 = 256 KB
T	Temperature range (°C)	• V = –40 to 125
PG	Package	• FG = 16QFN: 3x3x0.65 mm • FK = 24QFN: 4x4x0.65 mm • FM = 32QFN: 5x5x0.9 mm • FT = 48QFN: 7x7x0.9 mm • LH = 64LQFP: 10x10x1.6mm • MP = 64MAPBGA: 5x5x1.23mm
SR	Silicon revision	• A = Initial Mask set • B = 1st Major spin
PT	Packaging type	• R = Tape and reel • T = Tray

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

8.4 Example

This is an example part number:

MCXC444VLH

9 Terminology and guidelines

9.1 Definitions

Key terms are defined in the following table:

Table 54. Definitions

Term	Definition
Rating	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure: • *Operating ratings apply during operation of the chip.* • *Handling ratings apply when the chip is not powered.* ***Note:*** *The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.*
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions
Typical value	A specified value for a technical characteristic that: • Lies within the range of values specified by the operating behavior • Is representative of that characteristic during operation when you meet the typical-value conditions ***Note:*** *Typical values are provided as design guidelines and are neither tested nor guaranteed.*

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

9.2 Examples

Operating rating:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	–0.3	1.2	V

Operating requirement:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	0.9	1.1	V

Operating behavior that includes a *typical value*:

Symbol	Description	Min.	Typ.	Max.	Unit
I_{WP}	Digital I/O weak pullup/pulldown current	10	70	130	µA

EXAMPLE

Figure 32. Examples

9.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Table 55. Typical-value conditions

Symbol	Description	Value	Unit
T_A	Ambient temperature	25	°C
V_{DD}	3.3 V supply voltage	3.3	V

© 2026 NXP B.V. All rights reserved.

9.4 Relationship between ratings and operating requirements




Figure 33. Relationship between ratings and operating requirements

9.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

10 Revision History

The following table provides a revision history for this document.

Table 56. Revision History

Document ID	Release date	Description
MCXC44XP64M48SF6 V5.0	16 July 2026	• corrected descriptions about LCD in Introduction, under Features and Communication interfaces for connectivity • Corrected part number and marking in Table 1 • Added Table 2
MCXC44XP64M48SF6 v4.0	May 2025	• Added a row and footnote to the Voltage and current operating behaviors • Replace -40 for die junction temperature with " - "and add -40 in row for Ambient temperature in Thermal operating requirements

Table continues on the next page...

© 2026 NXP B.V. All rights reserved.

Table 56. Revision History*...continued*

Document ID	Release date	Description
MCXC44XP64M48SF6 v3.0	March 2025	Updated the footnote 5 for table 16-bit ADC operating conditions
MCXC44XP64M48SF6 v2.0	July 2024	Initial release

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Legal information

Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL https://www.nxp.com.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

NXP — wordmark and logo are trademarks of NXP B.V.

Contents

1 Introduction....2
2 Ratings....6
2.1 Thermal handling ratings....6
2.2 Moisture handling ratings....7
2.3 ESD handling ratings....7
2.4 Voltage and current operating ratings....7
3 General....7
3.1 AC electrical characteristics....7
3.2 Nonswitching electrical specifications....8
3.2.1 Voltage and current operating requirements....8
3.2.2 LVD and POR operating requirements....9
3.2.3 Voltage and current operating behaviors....10
3.2.4 Power mode transition operating behaviors....10
3.2.5 Power consumption operating behaviors....11
3.2.5.1 Diagram: Typical IDD_RUN operating behavior20
3.2.6 EMC radiated emissions operating behaviors..23
3.2.7 Designing with radiated emissions in mind....24
3.2.8 Capacitance attributes....24
3.3 Switching specifications....24
3.3.1 Device clock specifications....24
3.3.2 General switching specifications....25
3.4 Thermal specifications....25
3.4.1 Thermal operating requirements....25
3.4.2 Thermal attributes....25
4 Peripheral operating requirements and behaviors....26
4.1 Core modules....26
4.1.1 SWD electrical specifications....26
4.2 System modules....28
4.3 Clock modules....28
4.3.1 MCG-Lite specifications....28
4.3.2 Oscillator electrical specifications....30
4.3.2.1 Oscillator DC electrical specifications....30
4.3.2.2 Oscillator frequency specifications....31
4.4 Memories and memory interfaces....32
4.4.1 Flash electrical specifications....32
4.4.1.1 Flash timing specifications — program and erase....32
4.4.1.2 Flash timing specifications — commands....33
4.4.1.3 Flash high voltage current behaviors....33
4.4.1.4 Reliability specifications....34
4.5 Security and integrity modules....34
4.6 Analog....34
4.6.1 ADC electrical specifications....34
4.6.1.1 16-bit ADC operating conditions....34
4.6.1.2 16-bit ADC electrical characteristics....36
4.6.2 Voltage reference electrical specifications....39
4.6.3 CMP and 6-bit DAC electrical specifications....40
4.6.4 12-bit DAC electrical characteristics....43
4.6.4.1 12-bit DAC operating requirements....43
4.6.4.2 12-bit DAC operating behaviors....44
4.7 Timers....46
4.8 Communication interfaces....46
4.8.1 USB electrical specifications....46
4.8.2 USB VREG electrical specifications....47
4.8.3 SPI switching specifications....47
4.8.4 I^2C....52
4.8.4.1 Inter-Integrated Circuit Interface (I2C) timing....52
4.8.5 UART....54
4.8.6 I2S/SAI switching specifications....54
4.8.6.1 Normal Run, Wait and Stop mode performance over the full operating voltage range....55
4.8.6.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range....56
4.9 Human-machine interfaces (HMI)....58
4.9.1 LCD electrical characteristics....59
5 Dimensions....60
5.1 Obtaining package dimensions....60
6 Pinouts and Packaging....61
6.1 Signal Multiplexing and Pin Assignments....61
6.1.1 MCX C44x pin assignments....61
6.1.2 MCX C24x pin assignments....66
6.1.3 MCX C14x pin assignments....70
6.2 MCX C44X Family Pinouts....74
6.2.1 MCX C44x Pinouts....74
6.2.2 MCX C24x Pinouts....76
6.2.3 MCX C14x Pinouts....78
7 Ordering parts....80
7.1 Determining valid orderable parts....80
8 Part identification....80
8.1 Description....81
8.2 Format....81
8.3 Fields....81
8.4 Example....82
9 Terminology and guidelines....82
9.1 Definitions....82
9.2 Examples....83
9.3 Typical-value conditions....83
9.4 Relationship between ratings and operating requirements....84
9.5 Guidelines for ratings and operating requirements....84
10 Revision History....84
Legal information....86

All information provided in this document is subject to legal disclaimers.

© 2026 NXP B.V. All rights reserved.

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2026 NXP B.V. All rights reserved.

For more information, please visit: https://www.nxp.com

Date of release: 16 July 2026

Document identifier: MCXC44XP64M48SF6