ESD441 1-Channel ±30kV Unidirectional ESD Diode in an 0201 and 0402 Package

1 Features

- IEC 61000-4-2 level 4 ESD protection
  - ±30kV contact discharge
  - ±30kV air gap discharge
- IEC 61000-4-5 surge protection
  - 6A (8/20µs)
- IO capacitance:
  - 1pF (typical)
- DC breakdown voltage: 7V (typical)
- Ultra low leakage current: 50nA (maximum)
- Extremely low ESD clamping voltage
  - 7.6V at 16A TLP
  - R_{DYN}: 0.1Ω (I/O to GND)
- Low insertion loss: 2GHz (–3dB bandwidth)
- Supports high speed interfaces up to 4Gbps
- Industrial temperature range: –55°C to +150°C
- Space-saving industry standard 0201 footprint (0.6mm × 0.3mm) and 0402 footprint (1.0mm × 0.6mm)

2 Applications

- End equipment:
  - Vacuum robots
  - Wearables
  - Smart speakers
  - Portable electronics
  - Small appliances
  - Retail automation and payment
  - Laptops and desktops
  - TV and monitors
  - Docking stations
- Interfaces:
  - USB 2.0
  - HDMI™ 1.4 and 2.0
  - DisplayPort™
  - SIM card
  - GPIO

3 Description

The ESD441 is a unidirectional ESD protection diode for protecting data lines and other I/O ports. The ESD441 is rated to dissipate ESD strikes up to ±30kV per the IEC 61000-4-2 international standard (greater than Level 4).

This device features a 1pF (typical) IO capacitance enabling high-speed interfaces protection for protocols such as USB 2.0. The extremely low dynamic resistance (0.1Ω) and clamping voltage (7.6V at 16TLP) is specified for system level protection against transient events.

The 30kV ESD rating and 6A surge provides robust transient protection in a tiny package for protecting 5.5V power rails in portable electronics and other space constrained applications such as wearables.

The ESD441 is offered in the industry standard 0201 and 0402 package.

Package Information

PART NUMBER	PACKAGE(1)	PACKAGE SIZE(2)
ESD441	DPL (DFN0603, 2)	0.6mm × 0.3mm
	DPY (DFN1006, 2)	1.0mm × 0.6mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Functional Block Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features....1
2 Applications....1
3 Description....1
4 Pin Configuration and Functions....3
5 Specifications....4
5.1 Absolute Maximum Ratings....4
5.2 ESD Ratings—JEDEC Specification....4
5.3 ESD Ratings—IEC Specification....4
5.4 Recommended Operating Conditions....4
5.5 Thermal Information....5
5.6 Electrical Characteristics....6
5.7 Typical Characteristics....7
6 Application and Implementation....10
6.1 Application Information....10
7 Device and Documentation Support....11
7.1 Documentation Support....11
7.2 Receiving Notification of Documentation Updates....11
7.3 Support Resources....11
7.4 Trademarks....11
7.5 Electrostatic Discharge Caution....11
7.6 Glossary....11
8 Revision History....11
9 Mechanical, Packaging, and Orderable Information....12

Copyright © 2026 Texas Instruments Incorporated

4 Pin Configuration and Functions




Figure 4-1. DPL Package, 2-Pin DFN0603 (Top View)




Figure 4-2. DPY Package, 2-Pin DFN1006 (Top View)

Table 4-1. Pin Functions

PIN		TYPE[1]	DESCRIPTION
NAME	NO.		
IO	1	I/O	ESD protected channel
GND	2	GND	Ground. Connect to ground.

(1) I = input, O = output, GND = ground

Copyright © 2026 Texas Instruments Incorporated

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Peak Pulse (2) (3)	IEC 61000-4-5 power (t_p - 8/20 µs)		45	W
	IEC 61000-4-5 Current (t_p - 8/20 µs)		6	A
T_A	Ambient Operating Temperature	-55	150	°C
T_{stg}	Storage Temperature	-65	155	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Voltages are with respect to GND unless otherwise noted.
(3) Measured at 25℃

5.2 ESD Ratings—JEDEC Specification

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	V
		Charged device model (CDM), per JEDEC specification JS-002 (2)	±1000	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufactuuring with a standard ESD control proccess.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufactuuring with a standard ESD control proccess.

5.3 ESD Ratings—IEC Specification

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2 contact discharge	±30000	V
		IEC 61000-4-2 air-gap discharge	±30000	

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{IO}	Input pin voltage	IO to GND	0		5.5	V
T_A	Operating free-air temperature		-55		150	°C

Copyright © 2026 Texas Instruments Incorporated

5.5 Thermal Information

THERMAL METRIC (1)		ESD441		UNIT
		DPL (DFN0603)	DPY (DFN1006)	
		2 PINS	2 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	519.9	448.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	336.9	308.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	209.2	197.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	136.7	159.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	207.2	196.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	NA	NA	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

Copyright © 2026 Texas Instruments Incorporated

5.6 Electrical Characteristics

At TA=25℃ (unless otherwise noted) (1)

PARAMETER		PACKAGE	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{RWM}	Reverse stand-off voltage	DPL & DPY package	I_{IO} <100nA, across operating temperature range			5.5	V
I_{LEAK}	Reverse leakage current		V_{IO} = 5.5V, IO to GND or GND to IO		1	50	nA
V_{BR}	Break-down voltage		I_{IO} = 1mA, IO to GND	6	7	8	V
V_{CLAMP}	Clamping voltage with TLP	DPL Package	I_{PP} = 1A, TLP, IO to GND		6.3		V
			I_{PP} = 5A, TLP, IO to GND		6.5		
			I_{PP} = 16A, TLP, IO to GND		7.6		
			I_{PP} =16A, TLP, GND to IO		3.8		
	Clamping voltage with surge strike (3)		I_{PP} = 6A, t_p = 8/20 µs , IO to GND		7.6		
R_{DYN}	Dynamic resistance (2)	DPL Package	IO to GND		0.1		Ω
			GND to IO		0.16		
V_{CLAMP}	Clamping voltage with TLP	DPY Package	I_{PP} = 1A, TLP, IO to GND		7.1		V
			I_{PP} = 5A, TLP, IO to GND		7.3		
			I_{PP} = 16A, TLP, IO to GND		8.2		
			I_{PP} =16A, TLP, GND to IO		3.8		
	Clamping voltage with surge strike (3)		I_{PP} = 6A, t_p = 8/20µs , IO to GND		8.6		
R_{DYN}	Dynamic resistance (2)	DPY Package	IO to GND		0.16		Ω
			GND to IO		0.16		
C_L	Line capacitance	DPL & DPY Package	V_{IO} = 0V; f = 1MHz, V_{pp} = 30mV, IO to GND or IO to GND		1		pF

(1) Typical parameters are measured at 25℃
(2) Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10A and I = 20A
(3) Nonrepetitive current pulse 8 to 20µs exponentially decaying waveform according to IEC 61000-4-5

Copyright © 2026 Texas Instruments Incorporated

5.7 Typical Characteristics




Figure 5-1. Positive TLP Curve (DPL)




Figure 5-2. Negative TLP Curve (DPL)




Figure 5-3. +8kV Clamped IEC Waveform (DPL)




Figure 5-4. -8kV Clamped IEC Waveform (DPL)




Figure 5-5. Bias Voltage vs. Capacitance (DPL)




Figure 5-6. Temperature vs. Capacitance (DPL)

Copyright © 2026 Texas Instruments Incorporated

5.7 Typical Characteristics (continued)




Figure 5-7. Temperature vs. Leakage Current (DPL)




Figure 5-8. Insertion Loss (DPL)




Figure 5-9. DC I-V Curve (DPL)




Figure 5-10. Positive TLP Curve (DPY)




Figure 5-11. Negative TLP Curve (DPY)




Figure 5-12. +8kV Clamped IEC Waveform (DPY)

Copyright © 2026 Texas Instruments Incorporated

5.7 Typical Characteristics (continued)




Figure 5-13. -8kV Clamped IEC Waveform (DPY)




Figure 5-14. Bias Voltage vs. Capacitance (DPY)




Figure 5-15. Temperature vs. Capacitance (DPY)




Figure 5-16. Temperature vs. Leakage Current (DPY)




Figure 5-17. Insertion Loss (DPY)

Copyright © 2026 Texas Instruments Incorporated

6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Application Information

The ESD441 is a diode type TVS which provides a path to ground for dissipating transient voltage spikes, such as ESD or surge, on signal lines and power lines. The device should be connected in parallel to the down stream circuitry it is protecting. As the current from the transient passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage (V_{CLAMP}) to a safe level for the protected IC. For more information on how to properly use this device, please refer to the *ESD Packaging and Layout Guide* for details.

Copyright © 2026 Texas Instruments Incorporated

7 Device and Documentation Support

7.1 Documentation Support

7.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *ESD Packaging and Layout Guide*
- Texas Instruments, *ESD Layout Guide* application reports
- Texas Instruments, *Generic ESD Evaluation Module* user's guide
- Texas Instruments, *Picking ESD Diodes for Ultra High-Speed Data Lines* application reports
- Texas Instruments, *Reading and Understanding an ESD Protection* data sheet

7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

7.4 Trademarks

HDMI™ is a trademark of HDMI Licensing LLC.
DisplayPort™ is a trademark of Video Electronics Standards Association.
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (December 2025) to Revision C (September 2026)	Page
• Changed min input pin voltage from -5.5V to 0V	4
• Removed 5.5V VRWM min limit	6

Changes from Revision A (June 2023) to Revision B (December 2025)	Page
• Added DPY package throughout the data sheet	1

Copyright © 2026 Texas Instruments Incorporated

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2026 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ESD441DPLR	Active	Production	X2SON (DPL) | 2	15000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	E
ESD441DPLR.B	Active	Production	X2SON (DPL) | 2	15000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	E
ESD441DPYR	Active	Production	X1SON (DPY) | 2	10000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	S1

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD441DPLR	X2SON	DPL	2	15000	178.0	8.4	0.36	0.66	0.33	2.0	8.0	Q1
ESD441DPYR	X1SON	DPY	2	10000	180.0	8.4	0.67	1.15	0.46	2.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESD441DPLR	X2SON	DPL	2	15000	205.0	200.0	33.0
ESD441DPYR	X1SON	DPY	2	10000	210.0	185.0	35.0

GENERIC PACKAGE VIEW

DPY 2

X1SON - 0.45 mm max height

1 x 0.6 mm

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4231484/A

PACKAGE OUTLINE

DPY0002A

X1SON - 0.45 mm max height


PLASTIC SMALL OUTLINE - NO LEAD




4224561/C 07/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:60X




SOLDER MASK DETAILS

4224561/C 07/2024

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:60X

4224561/C 07/2024

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DPL (R–PX2SON–N2) PLASTIC SMALL OUTLINE NO–LEAD




4212149/B 10/11

NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Small Outline No–Lead (SON) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

DPL (R–PX2SON–N2) SMALL PACKAGE OUTLINE NO–LEAD

Example Board Layout



Example Stencil Design
(Note E)

4217903/A 08/12

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Side aperture dimensions over–print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025