TEXAS INSTRUMENTS
CD54HC4316, CD74HC4316, CD74HCT4316
ZHCSWQ1E – FEBRUARY 1998 – REVISED JULY 2024

CDx4HCx4316 具有电平转换功能的高速 CMOS 逻辑四路模拟开关

1 特性

- 宽模拟输入电压范围：

  V_{CC} - V_{EE}：0V 至 10V
- 低导通电阻：
  - 45Ω（典型值）：V_{CC} = 4.5V
  - 35Ω（典型值）：V_{CC} = 6V
  - 30Ω（典型值）：V_{CC} – V_{EE} = 9V
- 快速开关和传播延迟时间
- 低关断漏电流
- 内置先断后合开关
- 逻辑电平转换，可启用 5V 逻辑以适应 ±5V 模拟信号
- 宽工作温度范围：-55°C 至 125°C
- HC 类型：
  - 工作电压为 2V 至 10V
  - 高抗噪性：当 V_{CC} = 5V 时，N_{IL} = 30%，N_{IH} = V_{CC} 的 30%
- HCT 类型：
  - 直接 LSTTL 输入逻辑兼容性，V_{IL} = 0.8V（最大值），V_{IH} = 2V（最小值）
  - CMOS 输入兼容性，在 V_{OL}、V_{OH} 下 I_I ≤ 1µA


2 说明

’HC4316 和 CD74HCT4316 包含四个独立的数控模拟开关，这些开关采用硅栅 CMOS 技术并借助标准 CMOS 集成电路的低功耗特性来实现与 LSTTL 接近的运行速度。

此外，这些器件还包含逻辑电平转换电路，可通过 5V 逻辑电平实现 ±5V 电压之间的模拟信号切换。当公共使能 (E) 为低电平时，每个开关由其所选输入 (S) 上的高电平电压导通。E 为高电平时，将禁用所有开关。数字输入可以在 V_{CC} 和 GND 之间摆动；模拟输入/输出可以在 V_{CC}（作为正限值）和 V_{EE}（作为负限值）之间摆动。电压范围如图 13-1 和图 13-2 所示。

器件信息

输入		开关
$\overline{E}$	**S**	**导通/关断**
L	L	关断
L	H	导通
H	H	关断



一个开关

本资源的原文使用英文撰写。 为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。 为确认准确性，请务必访问 ti.com 参考最新的英文版本（控制文档）。

Table of Contents

1 特性 1
2 说明 1
3 Pin Configurations and Functions 3
4 Absolute Maximum Ratings 4
5 Thermal Information 5
6 Recommended Operating Conditions 5
7 Electrical Characteristics: HC Devices 6
8 Electrical Characteristics: HCT Devices 9
9 Switching Characteristics HC 10
10 Switching Characteristics HCT 13
11 Analog Channel Specifications 15
12 HCT Input Loading Table 16
13 Recommended Operating Area as a Function of Supply Voltage 16
14 Typical Performance Curves 17
15 Parameter Measurement Information 18
16 Detailed Description 20
16.1 Functional Block Diagram 20
16.2 Device Functional Modes 20
17 Device and Documentation Support 21
17.1 接收文档更新通知 21
17.2 支持资源 21
17.3 Trademarks 21
17.4 静电放电警告 21
17.5 术语表 21
18 Revision History 21
19 Mechanical, Packaging, and Orderable Information 21

Copyright © 2024 Texas Instruments Incorporated

3 Pin Configurations and Functions




图 3-1. CD74HC4316 (TSSOP)

表 3-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
1Z	1	I/O	Input/Output for Switch 1
1Y	2	I/O	Input/Output for Switch 1
2Y	3	I/O	Input/Output for Switch 2
2Z	4	I/O	Input/Output for Switch 2
2S	5	I	Control pin for Switch 2
3S	6	I	Control pin for Switch 3
E	7	I	Enable Pin
GND	8	-	Ground Pin
V_{EE}	9	-	Power Pin
3Z	10	I/O	Input/Output for Switch 3
3Y	11	I/O	Input/Output for Switch 3
4Y	12	I/O	Input/Output for Switch 4
4Z	13	I/O	Input/Output for Switch 4
4S	14	I	Control pin for Switch 4
1S	15	I	Control pin for Switch 1
V_{CC}	16	-	Power Pin

Copyright © 2024 Texas Instruments Incorporated

4 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC} – V_{EE}	DC Supply voltage		-0.5	10.5	V
V_{CC}			– 0.5	7	V
V_{EE}			0.5	-7	V
I_{IK}	DC input diode current	V_I < – 0.5 V or V_I > V_{CC} + 0.5 V	– 20	20	mA
I_{OK}	DC switch diode current	V_I < V_{EE} – 0.5 V or V_I < V_{CC} + 0.5 V	– 25	25	mA
I_{OK}	DC Output Diode Current	For V_O < -0.5V or V_O > V_{CC} + 0.5V	– 20	20	mA
I_O	DC Output Source or Sink Current per Output Pin	For V_O > -0.5V or V_O < V_{CC} + 0.5V	– 25	25	mA
I_{CC}	DC V_{CC} or ground current		– 50	50	mA
T_{JMAX}	Maximum junction temperature			150	°C
T_{LMAX}	Maximum lead temperature	Soldering 10 s		300	°C
T_{stg}	Storage temperature		– 65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Copyright © 2024 Texas Instruments Incorporated

5 Thermal Information

THERMAL METRIC (1)		PW (TSSOP) 16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	127.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage range (T_A = full package temperature range)(2)	CD54 and 74HC types	2		6	V
		CD54 and 74HCT types	4.5		5.5	
V_{CC} – V_{EE} (1)	Supply voltage range (T_A = full package temperature range)(2)	CD54 and 74HC types, CD54 and 74HCT types	2		10	V
V_{EE}	Supply voltage range (T_A = full package temperature range)(3)	CD54 and 74HC types, CD54 and 74HCT types	0		–6	V
V_I	DC input control voltage		GND		V_{CC}	V
V_{IS}	Analog switch I/O voltage		V_{EE}		V_{CC}	V
T_A	Ambient temperature		–55		125	°C
t_r , t_f	Input rise and fall times	2 V	0		1000	ns
		4.5 V	0		500	
		6 V	0		400	

(1) V_{DD} and V_{SS} can be any value as long as 3 V ≤ (V_{DD} – V_{SS}) ≤ 24 V, and the minimum V_{DD} is met.

Copyright © 2024 Texas Instruments Incorporated

7 Electrical Characteristics: HC Devices

Over operating free-air temperature range, V_{SUPPLY} = ±5 V, and R_L = 100 Ω, (unless otherwise noted)(1)

PARAMETER	TEST CONDITIONS					MIN	TYP	MAX	UNIT
SIGNAL INPUTS (V_{IS}) AND OUTPUTS (V_{OS})									
	V_{IS} (V)	**V_I (V)**	**V_{EE} (V)**	**V_{CC} (V)**	**T_A**				
Input High Voltage, V_{IH}, Min				2	25°C			1.5	V
					–40°C to +85°C			1.5	
					–55°C to +125°C			1.5	
				4.5	25°C			3.15	
					–40°C to +85°C			3.15	
					–55°C to +125°C			3.15	
				6	25°C			4.2	
					–40°C to +85°C			4.2	
					–55°C to +125°C			4.2	
Input Low Voltage, V_{IL}, Max				2	25°C			0.5	V
					–40°C to +85°C			0.5	
					–55°C to +125°C			0.5	
				4.5	25°C			1.35	
					–40°C to +85°C			1.35	
					–55°C to +125°C			1.35	
				6	25°C			1.8	
					–40°C to +85°C			1.8	
					–55°C to +125°C			1.8	

Copyright © 2024 Texas Instruments Incorporated

Over operating free-air temperature range, V_{SUPPLY} = ±5 V, and R_L = 100 Ω, (unless otherwise noted)(1)

PARAMETER	TEST CONDITIONS					MIN	TYP	MAX	UNIT
r_{ON} ON resistance I_O = 1mA	V_{CC} or V_{EE}	V_{IH} or V_{IL}	0	4.5	25°C		30	180	Ω
					–40°C to +85°C			225	
					–55°C to +125°C			270	
			0	6	25°C		35	160	
					–40°C to +85°C			200	
					–55°C to +125°C			240	
			-4.5	4.5	25°C		30	135	
					–40°C to +85°C			170	
					–55°C to +125°C			205	
	V_{CC} to V_{EE}		0	4.5	25°C		40	320	Ω
					–40°C to +85°C			400	
					–55°C to +125°C			480	
			0	6	25°C		30	240	
					–40°C to +85°C			300	
					–55°C to +125°C			360	
			-4.5	4.5	25°C		35	170	
					–40°C to +85°C			215	
					–55°C to +125°C			255	
Δr_{ON} Maximum ON resistance between any two channels			0	4.5	25°C		10		Ω
			0	6	25°C		8.5		
			-4.5	4.5	25°C		5		
I_{IZ} Switch OFF leakage current	V_{CC} - V_{EE}	V_{IH} or V_{IL} $\overline{E}$ = V_{CC}	0	6	25°C			±0.1	µA
			0	6	–55°C to 85°C			±1	
			0	6	–55°C to 125°C			±1	
			-5	5	25°C			±0.1	
			-5	5	–55°C to 85°C			±1	
			-5	5	–55°C to 125°C			±1	
I_{IL} Control input leakage current		V_{CC} or GND	0	6	25°C			±0.1	µA
					–55°C to 85°C			±1	
					–55°C to 125°C			±1	

Copyright © 2024 Texas Instruments Incorporated

Over operating free-air temperature range, V_{SUPPLY} = ±5 V, and R_L = 100 Ω, (unless otherwise noted)(1)

PARAMETER	TEST CONDITIONS					MIN	TYP	MAX	UNIT
Quiescent Device Current, I_{DD} Max I_O = 1mA	When V_{IS} = V_{EE}, V_{OS} = V_{CC}	V_{CC} or GND	0	6	25°C			14	µA
					–55°C to 85°C			80	
					–55°C to 125°C			160	
	When V_{IS} = V_{CC}, V_{OS} = V_{EE}		-5	5	25°C			30	
					–55°C to 85°C			160	
					–55°C to 125°C			320	
CONTROL (ADDRESS OR INHIBIT), V_C									

(1) For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA

Copyright © 2024 Texas Instruments Incorporated

8 Electrical Characteristics: HCT Devices

Over operating free-air temperature range, V_{SUPPLY} = ±5 V, and R_L = 100 Ω, (unless otherwise noted)(1)

PARAMETER		TEST CONDITIONS					MIN	TYP	MAX	UNIT
SIGNAL INPUTS (V_{IS}) AND OUTPUTS (V_{OS})										
		V_{IS} (V)	V_I (V)	V_{CC} (V)	V_{EE} (V)	T_A				
High Level Input Voltage	V_{IH}			4.5 to 5.5		25°C	2			V
						–40°C to +85°C	2			
						–55°C to +125°C	2			
Low Level Input Voltage	V_{IL}					25°C			0.8	V
						–40°C to +85°C			0.8	
						–55°C to +125°C			0.8	
"ON" Resistance IO = 1mA	R_{ON}	V_{CC} or V_{EE}	V_{IH} or V_{IL}	4.5	0	25°C		30	180	Ω
						–40°C to +85°C		45	225	
						–55°C to +125°C			270	
		V_{CC} to V_{EE}		4.5	-4.5	25°C			135	
						–40°C to +85°C		30	170	
						–55°C to +125°C			205	
		V_{CC} or V_{EE}		4.5	0	25°C			320	
						–40°C to +85°C		85	400	
						–55°C to +125°C			480	
		V_{CC} to V_{EE}		4.5	-4.5	25°C		35	170	
						–40°C to +85°C			215	
						–55°C to +125°C			255	
"ON" Resistance Between Any Two Switches	▲ R_{ON}		VCC	4.5	0	25°C		10		Ω
				4.5	-4.5	25°C		5		Ω
Off-Switch Leakage Current	I_{IZ}	V_{CC} - V_{EE}	V_{IH} or V_{IL}	6	0	25°C			±0.1	µA
						–55°C to 85°C			±1	µA
						–55°C to 125°C			±1	µA
				5	-5	25°C			±0.1	µA
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	

Copyright © 2024 Texas Instruments Incorporated

Over operating free-air temperature range, V_{SUPPLY} = ±5 V, and R_L = 100 Ω, (unless otherwise noted)(1)

PARAMETER		TEST CONDITIONS					MIN	TYP	MAX	UNIT
Input Leakage Current (Any Control)	I_{IL}		V_{CC} or GND	5.5	0	25°C			±0.1	μA
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	
Quiescent Device Current	I_{CC}	When V_{IS} = V_{EE}, V_{OS} = V_{CC}, When V_{IS} = V_{CC}, V_{OS} = V_{EE}	Any voltage between V_{CC} and GND	5.5	0	25°C			8	μA
						–55°C to 85°C			80	
						–55°C to 125°C			160	
				5.5	-4.5	25°C			16	
						–55°C to 85°C			160	
						–55°C to 125°C			320	
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	▲I_{CC} (1)	V_{CC} - 2.1		4.5 to 5.5		25°C		100	360	μA
						–55°C to 85°C			450	
						–55°C to 125°C			490	
CONTROL (ADDRESS OR INHIBIT), V_C										

(1) For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA

9 Switching Characteristics HC

over operating free-air temperature range (unless otherwise noted)

Parameter		VEE (V)	VCC (V)	Test Conditions		MIN	NOM	MAX	UNIT
Propagation Delay, Switch In to Out	t_{PLH}, t_{PHL}	0	2	50pF	25°C			60	ns
		0	2		–40°C to +85°C			75	
		0	2		–55°C to +125°C			90	
		0	4.5		25°C			12	
		0	4.5		–40°C to +85°C			15	
		0	4.5		–55°C to +125°C			18	
		0	6		25°C			10	
		0	6		–40°C to +85°C			13	
		0	6		–55°C to +125°C			15	
		-4.5	4.5		25°C			8	
		-4.5	4.5		–40°C to +85°C			10	
		-4.5	4.5		–55°C to +125°C			12	

Copyright © 2024 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted)

Parameter		VEE (V)	VCC (V)	Test Conditions		MIN	NOM	MAX	UNIT
Turn "ON" Time !E to Out	tPZH, tPZL	0	2	50pF	25°C			205	ns
		0	2		–40°C to +85°C			255	
		0	2		–55°C to +125°C			310	
		0	4.5		25°C			41	
		0	4.5		–40°C to +85°C			51	
		0	4.5		–55°C to +125°C			62	
		0	6		25°C			35	
		0	6		–40°C to +85°C			43	
		0	6		–55°C to +125°C			53	
		-4.5	4.5		25°C			37	
		-4.5	4.5		–40°C to +85°C			47	
		-4.5	4.5		–55°C to +125°C			56	
		-	5	15pF	25°C		8		
Turn "ON" Time nS to Out	t_{PZH}, t_{PZL}	0	2	50pF	25°C			175	ns
		0	2		–40°C to +85°C			220	
		0	2		–55°C to +125°C			265	
		0	4.5		25°C			35	
		0	4.5		–40°C to +85°C			44	
		0	4.5		–55°C to +125°C			53	
		0	6		25°C			30	
		0	6		–40°C to +85°C			37	
		0	6		–55°C to +125°C			45	
		-4.5	4.5		25°C			34	
		-4.5	4.5		–40°C to +85°C			43	
		-4.5	4.5		–55°C to +125°C			51	
		-	5	15pF	25°C		14		

Copyright © 2024 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted)

Parameter		VEE (V)	VCC (V)	Test Conditions		MIN	NOM	MAX	UNIT
Turn "OFF" Time !E to Out	t_{PLZ}, t_{PHZ}	0	2	50pF	25°C			205	ns
		0	2		–40°C to +85°C			255	ns
		0	2		–55°C to +125°C			310	ns
		0	4.5		25°C			41	ns
		0	4.5		–40°C to +85°C			51	ns
		0	4.5		–55°C to +125°C			62	ns
		0	6		25°C			35	ns
		0	6		–40°C to +85°C			43	ns
		0	6		–55°C to +125°C			53	ns
		-4.5	4.5		25°C			37	ns
		-4.5	4.5		–40°C to +85°C			47	ns
		-4.5	4.5		–55°C to +125°C			56	ns
		-	5	15pF	25°C		8		ns
Turn "OFF" Time nS to Out	t_{PLZ}, t_{PHZ}	0	2	50pF	25°C			175	ns
		0	2		–40°C to +85°C			220	
		0	2		–55°C to +125°C			265	
		0	4.5		25°C			35	
		0	4.5		–40°C to +85°C			44	
		0	4.5		–55°C to +125°C			53	
		0	6		25°C			30	
		0	6		–40°C to +85°C			37	
		0	6		–55°C to +125°C			45	
		-4.5	4.5		25°C			34	
		-4.5	4.5		–40°C to +85°C			43	
		-4.5	4.5		–55°C to +125°C			51	
		-	5	15pF	25°C		14		

Copyright © 2024 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted)

Parameter		VEE (V)	VCC (V)	Test Conditions		MIN	NOM	MAX	UNIT
Input (Control) Capacitance	C_I	-	-	-	25°C			10	pF
Input (Control) Capacitance		-	-		–40°C to +85°C			10	
Input (Control) Capacitance		-	-		–55°C to +125°C			10	
Power dissipation capacitance(1)	C_{PD}	-	5		25°C		42		

10 Switching Characteristics HCT

over operating free-air temperature range (unless otherwise noted)

Parameter		VEE (V)	VCC (V)	Test Conditions		MIN	NOM	MAX	UNIT
Propagation Delay, Switch In to Out	t_{PLH}, t_{PHL}	0	4.5	50pF	25°C			12	ns
					–40°C to +85°C			15	
					–55°C to +125°C			18	
		-4.5	4.5		25°C			8	
					–40°C to +85°C			10	
					–55°C to +125°C			12	

Copyright © 2024 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted)

Parameter		VEE (V)	VCC (V)	Test Conditions		MIN	NOM	MAX	UNIT
Turn "ON" Time !E to Out	tPZH, tPZL	0	4.5	50pF	25°C			44	ns
					–40°C to +85°C			55	
					–55°C to +125°C			66	
		-4.5	4.5		25°C			42	
					–40°C to +85°C			53	
					–55°C to +125°C			63	
		-	5	15pF	25°C		18		
		0	4.5	50pF	25°C			56	
					–40°C to +85°C			70	
					–55°C to +125°C			85	
		-4.5	4.5		25°C			42	
					–40°C to +85°C			53	
					–55°C to +125°C			63	
		-	5	15pF	25°C		24		
Turn "ON" Time nS to Out	t_{PZH}, t_{PZL}	0	4.5	50pF	25°C			40	ns
					–40°C to +85°C			53	
					–55°C to +125°C			60	
		-4.5	4.5		25°C			34	
					–40°C to +85°C			43	
					–55°C to +125°C			51	
		0	5	15pF	25°C		17		
		0	4.5	50pF	25°C			50	
					–40°C to +85°C			63	
					–55°C to +125°C			75	
		-4.5	4.5		25°C			34	
					–40°C to +85°C			43	
					–55°C to +125°C			51	
		-	5	15pF	25°C		18		

Copyright © 2024 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted)

Parameter		VEE (V)	VCC (V)	Test Conditions		MIN	NOM	MAX	UNIT
Turn "OFF" Time !E to Out	t_{PLZ}, t_{PHZ}	0	4.5	50pF	25°C			50	ns
					–40°C to +85°C			63	
					–55°C to +125°C			75	
		-4.5	4.5		25°C			46	
					–40°C to +85°C			58	
					–55°C to +125°C			69	
		-	5	15pF	25°C		21		
Turn "OFF" Time nS to Out	t_{PLZ}, t_{PHZ}	0	4.5	50pF	25°C			44	ns
					–40°C to +85°C			55	
					–55°C to +125°C			66	
		-4.5	4.5		25°C			40	
					–40°C to +85°C			50	
					–55°C to +125°C			60	
		-	5	15pF	25°C		18		
Input (Control) Capacitance	C_I	-	-	-	25°C			10	pF
		-	-	-	–40°C to +85°C			10	
		-	-	-	–55°C to +125°C			10	
Power dissipation capacitance(1)	C_{PD}	-	5	-	25°C		47		

11 Analog Channel Specifications

over operating free-air temperature range (unless otherwise noted)

Parameter	Test Conditions		HC, HCT TYPES	V_{CC} (V)	MIN	NOM	MAX	UNIT
f_{MAX} Minimum switch frequency response at –3 dB			HC	4.5		200		MHz
			HCT	4.5		200		
THD Sine-wave distortion	1kHz, V_{IS} = $4V_{P-P}$		HC	4.5		0.078		%
	1kHz, V_{IS} = $8V_{P-P}$			9		0.018		
	1kHz, V_{IS} = $4V_{P-P}$		HCT	4.5		0.078		
	1kHz, V_{IS} = $8V_{P-P}$			9		0.018		
Switch "OFF" Signal Feedthrough			HC	4.5		-62		dB
			HCT	4.5		-62		

Copyright © 2024 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted)

Parameter	Test Conditions		HC, HCT TYPES	V_{CC} (V)	MIN	NOM	MAX	UNIT
Switch Input Capacitance, C_S			HC	-		5		pF
			HCT	-		5		

12 HCT Input Loading Table

INPUT	UNIT LOADS(1)
All	0.5

(1) Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360 µA max at 25°C

13 Recommended Operating Area as a Function of Supply Voltage




图 13-1.




图 13-2.

Copyright © 2024 Texas Instruments Incorporated

14 Typical Performance Curves




图 14-1. Typical On Resistance vs Input Signal Voltage




图 14-2. Typical On Resistance vs Input Signal Voltage




图 14-3. Switch Frequency Response




图 14-4. Switch-Off Signal Feedthrough and Crosstalk vs Frequency

Copyright © 2024 Texas Instruments Incorporated

15 Parameter Measurement Information




图 15-1. Crosstalk Between Two Switches Test Circuit




图 15-2. Frequency Response Test Circuit




图 15-3. Total Harmonic Distortion Test Circuit




图 15-4. Control-To-Switch Feedthrough Noise Test Circuit




图 15-5. Switch Off Signal Feedthrough

Copyright © 2024 Texas Instruments Incorporated




图 15-6. Switch Propagation Delay Times





图 15-7. Switch Turn-On and Turn-Off Propagation Delay Times Waveforms

16 Detailed Description

16.1 Functional Block Diagram



16.2 Device Functional Modes

表 16-1. Truth Table (1)

INPUTS		SWITCH
E	S	
L	L	OFF
L	H	ON
H	X	OFF

(1) H = High Level Voltage, L = Low Level Voltage, X = Do not Care

Copyright © 2024 Texas Instruments Incorporated

17 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

17.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

17.2 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的使用条款。

17.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

17.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

17.5 术语表

TI 术语表　　本术语表列出并解释了术语、首字母缩略词和定义。

18 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision D (October 2003) to Revision E (July 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式	1
• Updated thermal information	5
• Updated electrical specifications	6
• Updated switching specifications	10
• Updated analog channel specifications	15
• Updated orderable information	21

19 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD54HC4316F3A	Active	Production	CDIP (J) | 16	25 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4316F3A
CD54HC4316F3A.A	Active	Production	CDIP (J) | 16	25 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4316F3A
CD74HC4316E	NRND	Production	PDIP (N) | 16	25 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4316E
CD74HC4316E.A	NRND	Production	PDIP (N) | 16	25 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4316E
CD74HC4316M	Obsolete	Production	SOIC (D) | 16	-	-	Call TI	Call TI	-55 to 125	HC4316M
CD74HC4316M96	Active	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4316M
CD74HC4316M96.A	Active	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4316M
CD74HC4316NSR	NRND	Production	SOP (NS) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4316M
CD74HC4316NSR.A	NRND	Production	SOP (NS) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4316M
CD74HC4316PW	Obsolete	Production	TSSOP (PW) | 16	-	-	Call TI	Call TI	-55 to 125	HJ4316
CD74HC4316PWR	Active	Production	TSSOP (PW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4316
CD74HC4316PWR.A	Active	Production	TSSOP (PW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4316
CD74HCT4316E	NRND	Production	PDIP (N) | 16	25 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4316E
CD74HCT4316E.A	NRND	Production	PDIP (N) | 16	25 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4316E
CD74HCT4316M	NRND	Production	SOIC (D) | 16	40 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4316M
CD74HCT4316M.A	NRND	Production	SOIC (D) | 16	40 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4316M
CD74HCT4316M96	NRND	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4316M
CD74HCT4316M96.A	NRND	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4316M

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4316, CD74HC4316 :


- Catalog : CD74HC4316
- Military : CD54HC4316

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4316M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4316NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
CD74HC4316PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4316M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4316M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HC4316NSR	SOP	NS	16	2000	353.0	353.0	32.0
CD74HC4316PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
CD74HCT4316M96	SOIC	D	16	2500	340.5	336.1	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC4316E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4316E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4316E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4316E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4316E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4316E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4316E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4316E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4316M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4316M.A	D	SOIC	16	40	507	8	3940	4.32




PACKAGE OUTLINE

NS0016A


SOP - 2.00 mm max height

SOP




NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



LAND PATTERN EXAMPLE
SCALE:7X



NON SOLDER MASK
DEFINED


SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

D (R–PDSO–G16) PLASTIC SMALL OUTLINE




NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
E. Reference JEDEC MS–012 variation AC.


J (R–GDIP–T**)

14 LEADS SHOWN

CERAMIC DUAL IN–LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03


NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1–T14, GDIP1–T16, GDIP1–T18 and GDIP1–T20.

PACKAGE OUTLINE

PW0016A


TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X




SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


N (R–PDIP–T**)

PLASTIC DUAL–IN–LINE PACKAGE

16 PINS SHOWN



DIM \ PINS **	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS–001 VARIATION (C)	AA	BB	AC	AD



4040049/E 12/2002

NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS–001, except 18 and 20 pin minimum body length (Dim A).
D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月