单通道和 8 通道 ANT™ RF 网络处理器

查询样品: CC2570, CC2571

特性

- 射频 **(RF)** 部分
  - 单芯片 **2.4GHz** 射频，包括嵌入式 **ANT** 协议
  - 出色的链路预算，可在未使用外部前端的情况下实现长传输距离
  - 优异的输出功率 **(4dBm)**
  - 适合于那些旨在遵循全球射频管理条例的系统：**ETSI EN 300 328** 和 **EN 300440 Class 2** （欧洲）、**FCC CFR47Part 15** （美国） 和 **ARIB STD-T66** （日本）
  - 准确的完整 **RSSI** （接收信号强度指示） 功能，特别适合于实现准确的近接配对
- 布局
  - 极少的外部组件
  - 可提供参考设计
  - **40**引脚、**6 mm x 6 mm QFN** 封装
- 低功耗
  - 断电 （采用低功耗定时器）： **1µA**
  - 断电 （未采用定时器）： **0.5µA**
  - 宽电源电压范围 （**2V** 至 **3.6V**）
- **ANT** 协议支持
  - 与 **ANT** 和 **ANT+™** 协议以及现有的 **ANT** 设备完全兼容
  - 内置 **ANT-FS™** 支持功能
  - 可容易地通过异步或同步串行接口连接至主 **MCU**
  - **CC2570** 支持 一个 **ANT** 通道
  - **CC2571** 支持 **8** 个 **ANT** 通道
  - 支持公共网络、专用网络和托管 **(managed) ANT** 网络
  - 支持高分辨率近接配对

应用

- 运动和健身设备
- 保健及医疗设备
- 消费者保健器材
- 消费类电子产品

说明

CC2570 和 CC2571 是执行易用使用的高功率效率 ANT 协议的 ANT RF 网络处理器。 CC2570 支持一个 ANT 通道，而 CC2571 则支持 8 个 ANT 通道。 CC2570 / 71 可通过 UART 或 SPI 串行接口连接至一个主 MCU （如 MSP430），并通过一组 API 调用进行存取。 CC2570 / 71 内置了大多数 ANT 协议，包括 ANT-FS 文件系统功能；只有应用层和框架层 (profile layer) 必须位于主 MCU 上，从而最大限度地降低了主 MCU 内存要求。

ANT 协议专为实现超高的功率效率而编制，此外还具有足以支持各种网络拓扑结构（点对点、星形、连接星形 [connected star]、1 对 N 和 N 对 1）和数据传输模式 （播送、确认、突发数据传输）的灵活性。 根据应用的要求，可对每个逻辑 ANT 通道进行独立配置以执行单向或双向操作。

PRODUCT PREVIEW

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 2011, Texas Instruments Incorporated

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
Supply voltage	All supply pins must have the same voltage	–0.3 to 3.9	V
Voltage on any digital pin		–0.3 to VDD + 0.3, ≤ 3.9	V
Input RF level		10	dBm
Storage temperature range		–40 to 85	°C
ESD	All pads, according to human-body model, JEDEC STD 22, method A114	2	kV
	According to charged-device model, JEDEC STD 22, method C101	500	V

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T_A	Operating ambient temperature range	–40		85	°C
	Operating supply voltage	2		3.6	V

ELECTRICAL CHARACTERISTICS

Measured on CC2570/71 reference design with T_A = 25°C and VDD = 3 V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I	Current consumption	RX current consumption		23.7		mA
		TX current consumption, –6-dBm output power		25.9		mA
		TX current consumption, 0-dBm output power		28.8		mA
		TX current consumption, 4-dBm output power		34.3		mA
		Power-down current, 32-kHz oscillator active		1		µA
		Power-down current, 32-kHz oscillator disabled		0.5		µA

GENERAL CHARACTERISTICS

Measured on CC2570/71 reference design with T_A = 25°C and VDD = 3 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RADIO PART					
RF frequency range	Programmable in 1-MHz steps	2400		2495	MHz
Data rate and modulation format		1 Mbps, GFSK, 160-kHz deviation			

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated

RF RECEIVE SECTION

1 Mbps, GFSK, 160-kHz deviation. Measured on Texas Instruments CC2570/71 reference design with T_A = 25°C, VDD = 3 V, and f_C = 2440 MHz, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receiver sensitivity	0.1% BER		–86		dBm
Saturation			10		dBm
Co-channel rejection			–9		dB
Adjacent-channel rejection	±2 MHz		23		dB
Alternate-channel rejection	±4 MHz		39		dB
Frequency error tolerance(1)	Including both initial tolerance and drift	–150		150	kHz
Symbol rate error tolerance(2)		–50		50	ppm
Spurious emission. Only largest spurious emission stated within each band.	Conducted measurement with a 50-Ω single-ended load. Complies with EN 300 328, EN 300 440 class 2, FCC CFR47, Part 15 and ARIB STD-T-66.		–70		dBm

(1) Difference between center frequency of the received RF signal and local oscillator frequency
(2) Difference between incoming symbol rate and the internally generated symbol rate

RF TRANSMIT SECTION

Measured on CC2570/71 reference design with T_A = 25°C, VDD = 3 V, and f_C = 2440 MHz, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output power, maximum setting	Delivered to a single-ended 50-Ω load through a balun using maximum recommended output power setting.		4		dBm
Output power, minimum setting	Delivered to a single-ended 50-Ω load through a balun using minimum recommended output power setting.		–21		dBm
Programmable output power range	Delivered to a single-ended 50-Ω load through a balun. Conducted measurement with a 50-Ω single-ended load.		25		dB
Spurious emissions, conducted	Complies with EN 300 328, EN 300 440 class 2, FCC CFR47, Part 15 and ARIB STD-T-66. (1)		–45		dBm

(1) Designs with antenna connectors that require conducted ETSI compliance at 64 MHz should insert an LC resonator in front of the antenna connector. Use a 1.6-nH inductor in parallel with a 1.8-pF capacitor. Connect both from the signal trace to a good RF ground.

PRODUCT PREVIEW

ANT OVERVIEW

ANT is a proven ultralow-power wireless protocol operating in the license-free 2.4-GHz ISM band. It has been specifically designed to target battery operated devices that require years of battery life (often on a single coin cell) without sacrificing the robust features expected of a mature wireless protocol. These features include sophisticated co-existence mechanisms, practical topologies that go beyond simple peer-to-peer or star, easy proximity-based pairing methods, and the seamless transfer of bulk data from one coin-cell-operated device to another. Combined, these features enable products that are easy to use and quickly adopted by the end user. ANT is also the fundamental building block of ANT+, which further enhances the user experience by allowing manufacturers to create interoperable wireless devices based on ANT+ device profiles.

ANT provides for an easy development and integration experience. By fully integrating the lower four layers of the OSI stack onto a single chip, designers can focus on their applications and not the wireless protocol. This enables quick development cycles, fast time to market, and lower BOM costs.

Copyright © 2011, Texas Instruments Incorporated




Figure 1. ANT OSI Layers

The following sections offer a broad overview of the many features of ANT. For a detailed description of ANT and ANT+, please visit www.thisisant.com or www.ti.com/ant.

ANT NODES

An ANT node is any device that is capable of ANT wireless communications. It typically coconsists of an ANT chip, such as the TI CC2571, and an application host MCU, such as an MSP-430. The interface between the ANT chip and the host MCU is serial UART or SPI, depending on the requirements of the application. There is also a bit-synchronous serial protocol available, which may be fully implemented in software for very resource-constrained systems. The overhead required to interface to ANT is minimal, typically requiring less than 1K of flash space to implement a simple API. A block diagram of an ANT node is depicted in Figure 2.




Figure 2. ANT Node

ANT nodes may host multiple ANT channel endpoints, up to eight for the CC2571. Examples of ANT nodes include wireless watches, heart-rate straps, smart phones, glucose meters, blood-pressure monitors, and other sports and medical sensors.

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated

ANT CHANNELS

ANT channels are the fundamental building blocks of ANT networks. An ANT channel is a logical connection between two ANT nodes. ANT channels are fully independent, meaning that multiple channels can form a network without the need for a central coordinator or a network master, with each channel managing itself relative to other channels in the RF space. A single ANT node can support multiple channel endpoints, each completely independent of the other, allowing master and slave combinations on a single device. ANT channels are also *ad hoc*, allowing connections to be created and destroyed on an as-needed basis.




Figure 3. ANT Channel

An ANT channel is formed between a master and a slave endpoint (Figure 3). The master endpoint is the communication initiator and controls the channel. The master is often referred to as the *primary transmitter*, as it is always transmitting a data packet at a specific channel period to keep the channel synchronized. The channel period can vary from 0.5 Hz to 200 Hz and can be changed dynamically by the application host MCU. Each data packet carries exactly 8 bytes of application data payload. The slave endpoint is the communication acceptor, or *primary receiver*. It searches for master transmissions and then synchronizes to the master at the channel period of the master, or a multiple thereof. The slave only transmits data to the master if it is instructed to do so by the application MCU. Figure 4 illustrates the behavior of a bidirectional synchronized ANT channel.




Figure 4. ANT Channel Timing

The search algorithm used by the slave to find the master has been specifically designed to optimize battery life. The slave duty-cycles its radio at a specific rate to trade off acquisition latency for power consumption, allowing for prolonged searches that can still operate on a coin cell battery.

Each packet transmitted by ANT is characterized by the following parameters:

- 8-byte data payload
- Frequency (2400 MHz to 2485 MHz)
- 2-byte network key
- 4-byte channel ID

Each of these parameters can be changed by the application MCU between message periods.

PRODUCT PREVIEW

PRODUCT PREVIEW

ANT Channel Types

There are different types of ANT channels, including bidirectional channels, unidirectional channels, shared channels, and scanning channels. The type of channel chosen for a particular application is dependent on the application requirements for use case, power consumption, topology, and battery life expectancy.

Bidirectional channels support two-way communication between the master and the slave. The master transmits a message on every channel period, whereas the slave only transmits a message to the master if required to do so by the application. For every message that the slave receives from the master, the slave can transmit a message back. Hence, the effective data through put is the same in both directions. Bidirectional channels are also necessary to take advantage of ANT's unique channel co-existence mechanisms.

Unidirectional, or transmit-only, channels allow for communication from the master to the slave only. These types of channels support the broadcast message type only and do not offer the co-existence mechanisms built into bidirectional channels. Although unidirectional channels provide the lowest power solution, they are generally not recommended for systems that require co-existence of several ANT channels in a common RF space.

Shared channels are a special type of bidirectional channel that allow a single master endpoint to address up to 64K slaves. Each slave synchronizes to the channel period of the master. The master can address a different slave on each channel timeslot by specifying the address of the slave in the first 2 bytes of the data payload. The master may also send a broadcast message to all of the slaves simultaneously by specifying an address of 0. Shared channels are an excellent solution for networks that require many of nodes and are sensitive to power requirements but not to latency requirements.




Figure 5. Synchronous ANT Channel Types

Unlike the channel types listed previously, scanning channels are different in that they are asynchronous. That is, the slave does not synchronize to a master channel. Instead, any message received from a master is passed onto the application MCU, along with the channel ID of the device received from. This allows a slave to receive from multiple masters without actually forming a connection to any particular master. Scanning channels come in two flavors – continuous-scanning and background-scanning. The difference between the two amounts to a tradeoff between power consumption and latency. A continuous-scanning channel keeps its receiver on all the time. This means that any transmissions are received immediately, eliminating latency at the cost of power consumption to keep the radio on all the time. Continuous-scanning channels are an ideal solution for systems that must be very low power on one side of the link but not the other, for example, a remote control. A background scanning channel does not keep its receiver on all of the time. Instead, it continually searches for transmissions, without ever actually synchronizing to a channel. The power consumption is drastically reduced at the expense of data latency. Background scanning channels are ideal for battery-operated systems where the hub must be able to communicate with multiple nodes with reasonable latency, for example, a proximity awareness application.

Copyright © 2011, Texas Instruments Incorporated

Message Types

Although the data payload is fixed at 8 bytes per packet, ANT channels do support different types of messages including broadcast messages, acknowledged messages and burst messages. The choice of message type to use depends on the needs of a particular application.

Broadcast messages are messages that do not expect a response. This means that the sender of a broadcast message (whether it be a slave or master) has no way of knowing if the message it sent was successfully received by its intended recipient. Broadcast messages offer the lowest power consumption of the three different message types. As these types of messages do not ellicit a response from their target, these messages are ideally suited for applications where one-to-many type architectures are required. For example, a sport sensor may broadcast data to a watch and smartphone simultaneously. Broadcast type messages are also useful for sensor data that changes slowly relative to the channel period, and it is more important to have the latest data rather than every single packet of data. For example, a temperature sensor is an ideal candidate for a broadcast data type. Broadcast messages are the default message type used by a master channel and are the only data type supported by transmit-only channels.

Acknowledged messages are messages that expect and ellicit a response from the receiving device. The response to an acknowledged message is automatically handled by the ANT protocol (transparent to the application MCU). On sending an acknowledged message type, the application MCU will be notified whether or not the message successfully reached its target. Any retries must be handled by the application MCU, as ANT does not re-transmit any messages that were not acknowledged. Acknowledged type messages are best suited for control applications where the transmitter must know whether or not a message got through. For example, a remote control or actuator is an ideal application for an acknowledged message type.

Burst messages are designed to allow the transfer of bulk data as fast as possible without compromising the ability of a device to run using a coin-cell battery. A burst always starts on a channel-period timeslot and send packets as fast as possible, potentially extending the channel period. The maximum data throughput for a burst is 20 kbps. Each burst packet is re-tried by ANT up to five times if necessary. The success or failure of a burst operation is communicated to the application MCU. The burst message type is most appropriate for sending large amounts of episodic data. For example, a watch may upload data to a computer after a workout using burst-type messages.

Pairing

In order to ensure that a slave is talking to the correct master, the slave must know the channel ID of the master. If the channel ID is not known, the slave must attain the channel ID through a process called pairing. Pairing is an issue that affects all wireless technologies. There are several methods available for pairing, each with its merits and drawbacks. Ultimately, the best pairing solution is one that is most seamless to the user. ANT has many pairing methods built in, ranging from simple to sophisticated, and allowing the designer to customize the pairing experience for a particular application.

The simplest pairing method is for the slave to wildcard the channel ID (by explicitly setting it to 0). When the channel ID is wildcarded, the slave connects to the first master it finds (provided it matches non-wildcarded portions of the ID and the frequency and network number). This method is easy and relatively seamless to the user. The user generally only must perform a UI operation on the slave device and then wait to connect to the master. However, if the user is in a crowded environment, where several devices to pair with are available, this method breaks down. For example, if a user is trying to pair to a heart-rate strap at a gym, the user may easily pair to a device that is not the user's own. Hence, a wildcard pairing method is generally suitable if pairing is expected to happen only occasionally and in isolation.

To reduce the chances of pairing to an incorrect device in a crowded environment, ANT allows the user to put the ANT channel into a pairing mode. This is done by setting a particular bit of the channel ID of the master device and forcing the slave to only pair to devices that have this bit set. This method reduces the chances of pairing to the wrong device; however, it forces the user to perform a UI operation on the slave device and on the master device. This may not be practical both from a user point of view and from a production point of view, as adding a button or switch may not be feasible for a particular device.

Another, more-powerful, method of pairing is to use the relative proximity of a slave device to a master device to determine if pairing should occur. This is known as *proximity pairing*. ANT has a very simple interface that allows the user to specify a proximity threshold, effectively blocking other devices that are outside of this threshold. Once pairing has occurred, the effective transmission range is returned to normal, allowing the device to function normally.

PRODUCT PREVIEW




Figure 6. Varying Proximity Thresholds

There are 10 proximity bins available to the application. Each bin represents a relative distance from the device. The actual distance varies from implementation to implementation and is affected by many factors, including housing, component tolerances, and RF environment. In Figure 6 (third on the left diagram), if the user put the slave device (center) into proximity pairing mode with a bin of 3, the user would only be able to pair to one device. All other devices would be outside of the pairing range.

Proximity pairing is a very powerful feature of ANT and is applicable in almost all applications, from simple sensor pairings that occur occasionally to complex pairing environments such as gyms where pairing may be done continuously with pieces of equipment in a crowded environment. It is seamless to the user and requires no special hardware or UI to implement.

ANT NETWORKS

With up to eight independent ANT channels available on a single device, it is possible to connect ANT nodes to many different types of network topologies. Sophisticated network topologies are just collections of ANT channels and simple star networks. Figure 7 illustrates some of the possible network arrangements possible with ANT.

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated




Figure 7. ANT Network Topologies

PRODUCT PREVIEW

ANT-FS

A powerful feature of ANT is the ability to do efficient, automated, and secure downloads of bulk data from one device to another. This is enabled using an extension to the ANT protocol called ANT-FS (File Share). While the ANT-FS protocol can be implemented at the application level, the TI CC257X family has been designed with ANT-FS integrated on-chip, allowing designers access to this powerful utility with minimal development effort, enabling quick time to market.

The ability to perform file transfers enables all sorts of interesting use cases. In the personal monitoring environment, data from sensors may be stored locally on a battery-operated hub and then uploaded to a PC, cellphone, or other collection device for display, further processing, or transferring of data across a network.

The ANT-FS protocol defines communication between two devices, a client and a host. The host is typically the higher-power device and may also be a gateway or a hub device. It is implemented as an ANT slave channel, and its job is to download and upload files from and to client devices. The client is typically the lower-power device and is the mobile storage device that interfaces to sensors. It is implemented as an ANT master channel. The distinction between the host and client may not always be easy. For example, an ANT-FS session may occur between two identical peer devices. The important point to remember is that both the client and the host may be implemented with minimal resources that can be powered by a coin-cell battery.

ANT-FS defines three layers of communication: the link, authentication, and transport layers. Both the client and the host traverse through these layers before any data exchange can occur. The purpose of these layers is to provide a seamless, yet secure interface for transferring files between devices.

PRODUCT PREVIEW

In the link layer, the client device advertises its presence by sending out a periodic beacon. The beacon contain information pertaining to the client's state and capabilities, as well as manufacturer and device type. This information is used by the host device in the link layer to determine whether or not it should connect to a particular device. Once a host detects a client device in the link layer that it wishes to communicate with, it sends a link command to that device.

On receiving a link command from the host, the client moves to the authentication state. In the authentication state, the client authenticate the host in order to establish a secure link. The authentication method is flexible and may depend on a particular application. Three methods are currently defined by the ANT-FS specification: pass-through, passkey, and pairing.

Pass-through authentication is really no authentication at all. The host simply sends a request to pass through authentication. If the client supports this method, it accepts this request; otherwise, it is rejected. Passkey authentication requires that the host send a unique passkey to the client. If the passkey matches that of the client, authentication passes; otherwise, it is rejected. This method requires that the passkey be attained by the host at some earlier point. The pairing method of authentication requires that the host send a command to the client to request pairing. The client either passes this request to the user of the device (requiring a UI) or uses some other method to determine if the pairing should be accepted (for example, proximity of the host device). If pairing is accepted, the client may then send a passkey to the client to be used for future authentication attempts.


Once authentication is accepted by the client, the client and the host move to the transport layer. In the transport layer, the host can request a directory of files (analogous to a DOS-style directory). It can then request to download, upload, and erase files stored on the client.

The ability to do secure file downloads is very powerful. While other technologies can support this use case, only ANT is able to provide a system that is low-power enough to support the seamless use cases provided by ANT-FS. In addition to performing generic file transfer, ANT-FS is also the base technology used by file-based device profiles defined within the ANT+ ecosystem.

Copyright © 2011, Texas Instruments Incorporated

DEVICE INFORMATION

PIN ASSIGNMENT



NOTE: The exposed ground pad must be connected to a solid ground plane, as this is the ground connection for the device.

PIN FUNCTIONS

PIN		DIRECTION	DESCRIPTION
NAME	NO.		
AVDD1	28		
AVDD2	27		
AVDD3	24		
AVDD4	29		
AVDD5	21		
AVDD6	31		
BR1/SFLOW	8	IN/IN	Serial communication pin. Synchronous: SFLOW (bit- or byte-mode selection – see Table 1) Asynchronous: Baud-rate configuration pin (see Table 2)
BR2/SCLK	7	IN/OUT	Serial communication pin Synchronous: SCLK (SPI master clock out) Asynchronous: Baud-rate configuration pin (see Table 2)
BR3/FAST SPI	9	IN	Serial baud rate selection Synchronous: FAST SPI (selects fast SPI clock) Asynchronous: BR3 (baud-rate configuration pin for asynchronous serial communication (see Table 2).

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated

PRODUCT PREVIEW

PIN FUNCTIONS (continued)

PIN		DIRECTION	DESCRIPTION
NAME	NO.		
DCOUPL	40		
DVDD1	39		
DVDD2	10		
EE_CLK	16	OUT	EEPROM SPI master clock
EE_CS	12	OUT	EEPROM SPI chip select
EE_GND	34	OUT	EEPROM ground
EE_MISO	14	IN	EEPROM SPI master in
EE_MOSI	15	OUT	EEPROM SPI master out
GND	1, 2, 3, 4, 13, 17, 35, 37, 38	N/A	Ground
PORTSEL	36	IN/IN	PORTSEL: Configuration pin to select synchronous or asynchronous serial communication
R_BIAS	30		
$\overline{\text{RESET}}$	20	I	Reset signal
RF_N	26		
RF_P	25		
RTS/SEN	11	OUT/OUT	Digital output for serial communication Synchronous: SEN (Serial-enable flow control) Asynchronous: RTS (UART flow control)
RxD/SIN	6	OUT/OUT	Digital input for serial communication Synchronous: SIN (SPI master in) Asynchronous: RxD (UART receive)
SLEEP/$\overline{\text{MRDY}}$	18	IN/IN	Serial communication pin Synchronous: $\overline{\text{MRDY}}$ (message-ready flow control signal) Asynchronous: SLEEP (sleep assert)
$\overline{\text{SUSPEND}}$/$\overline{\text{SRDY}}$	19	IN/IN	Serial communication pin Synchronous: $\overline{\text{SRDY}}$ (bit- or byte-ready flow control) Asynchronous: $\overline{\text{SUSPEND}}$ (suspend signal)
TxD/SOUT	5	OUT/OUT	Digital output for serial communication Synchronous: SOUT (SPI master out) Asynchronous: TxD (UART transmit)
XOSC32K_Q1	32		
XOSC32K_Q2	33		
XOSC_Q1	22		
XOSC_Q2	23		

SERIAL INTERFACE

The CC257x supports various serial interfaces to accommodate almost any application requirements. These include asynchronous, byte synchronous, and bit synchronous (bit bashing). The serial interface is selected by using external configuration pins, as described in Table 1. Because these pins are sampled by the CC257x on startup to determine serial interface, it is important that these pins retain their state while powered up. Changing the state of these pins after start-up may result in undefined behavior.

Table 1. Serial Interface Selection

Serial Mode	PORTSEL (Pin 36)	SFLOW (Pin 8)
Asynchronous	0	X
Byte synchronous	1	0
Bit synchronous	1	1

Copyright © 2011, Texas Instruments Incorporated

The asynchronous serial interface may be used with a UART peripheral on an external MCU. The baud rates are selectable via a hardware pin configuration.

Byte-synchronous serial may be used with an SPI peripheral (three-wire), though flow control must be implemented in software using GPIOs. The bit-synchronous serial interface is designed to be implemented in software on the external MCU, allowing the interface to be implemented using GPIOs only.

ASYNCHRONOUS SERIAL INTERFACE

The asynchronous serial interface is selected by setting the PORTSEL pin to VSS (GND). The asynchronous serial interface is functionally equivalent to a standard UART with 8 data bits, no parity, and 1 stop bit. Unlike a standard UART, the asynchronous serial interface supports unidirectional flow control only. Using the asynchronous serial interface also requires that the host MCU tightly control the SLEEP state of the CC257x by using the SLEEP and SUSPEND control lines. The following block diagram shows the interconnections required for the asynchronous serial interface.




Figure 8. Asynchronous Serial Hardware Setup

The baud rate is selected using a hardware pin configuration using pins BR1, BR2, and BR3. Table 2 lists the available baud rates and the corresponding pin configurations.

PRODUCT PREVIEW

Table 2. Baud Rate Selection

Baud Rate	BR1	BR2	BR3
57,600	1	1	1
50,000	1	1	0
38,400	1	0	0
19,200	0	1	0
9,600	1	0	1
4,800	0	0	0

The asynchronous serial interface supports unidirectional hardware flow control. As indicated in Figure 8, the RTS line from the CC257x should be connected to the CTS line of the host MCU. The host MCU must halt the sending of any messages while the RTS signal is asserted. Note that the RTS signal is briefly asserted following every message received by ANT on the serial port. The length of this pulse is approximately 50 µs. Any bytes sent while RTS is high are ignored by ANT. For this reason, it is recommended that two padding bytes or a reasonable delay be inserted between serial messages. This is especially important when sending burst serial messages to ANT.

USE OF SLEEP AND SUSPEND

To ensure lowest power operation, the host MCU must control the power state of the CC257x explicitly using the SLEEP and $\overline{\text{SUSPEND}}$ signal lines. Review the ANT document *Interfacing with ANT General Purpose Chipsets and Modules* and the Application note *Power States* for complete details on how these signals should be used.

The SLEEP signal should be used to put the CC257x into its lowest state when serial communication is not required. This is accomplished by asserting the SLEEP signal between any serial messages being sent from the host MCU to ANT. This is illustrated by the timing diagram in Figure 9.




Figure 9. Use of Sleep

Regardless of the state of the SLEEP signal, ANT sends any messages to the host MCU immediately.

The $\overline{\text{SUSPEND}}$ signal should only be used in USB applications where the USB specification requires that the MCU be put into a known low power state very quickly. Asserting $\overline{\text{SUSPEND}}$ terminates all RF activity, regardless of the state of ANT. Entering and exiting the suspend state requires the use of the SLEEP signal as depicted in Figure 10.

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated




Figure 10. Coming Out of Suspend

Note that after exiting from the suspend state, ANT is in the power-up reset state. Any channel configurations must be re-sent.

SYNCHRONOUS SERIAL INTERFACE

The synchronous serial interface may be configured as bit- or byte-synchronous, as defined in Table 1. To ensure synchronization with the host MCU, the host should reset the CC257x by using the RESET pin. The CC257x is ready to communicate within 100 ms after the reset is applied. If it is desired to ensure software compatibility with other ANT chips that do not support the RESET pin, a synchronous reset may be issued instead. A synchronous reset is depicted in Figure 11.




Figure 11. Synchronous Reset Timing


The synchronous reset may also be used in systems where it is not feasible to route a pin exclusively for reset, thereby reducing the number of pins required to interface to ANT.

PRODUCT PREVIEW

PRODUCT PREVIEW

BYTE-SYNCHRONOUS SERIAL INTERFACE

The byte-synchronous serial interface may be used in conjunction with an SPI (three-wire) peripheral on a host MCU. Additional control lines are used to control the power states and flow of the data. The CC257x always acts as the SPI master in the interface. To select the byte-synchronous serial interface, the PORTSEL pin must be set to VCC and the SFLOW pin must be set to GND. This is illustrated in Figure 12.



Byte Synchronous Mode

S0506-01

Figure 12. Byte-Synchronous Serial Hardware Setup

The speed of the SPI clock can be set to either 500 kHz or 4 MHz by setting FAST SPI (pin 9) as specified in Table 3.

Table 3. Byte-Synchronous Clock Speed Selection

FAST SPI (Pin 9)	SPI CLK Speed
HIGH	4 MHz
LOW	500 kHz

Copyright © 2011, Texas Instruments Incorporated

The byte-synchronous protocol provides flow control at the byte level. If the host MCU has a message to send to the CC257x, it first asserts the SMSGRDY signal to indicate a readiness to communicate. The CC257x responds by asserting the SEN signal (if it is not already asserted). The host must then pulse the SRDY signal before each byte is written or read. Note that the first byte is always sent to the host MCU to indicate if ANT is ready to receive the message (0xA5), or if ANT has a message that it must send (0xA4). In the latter case, the host should first read out the message from ANT before attempting to send its own message. All bits are sent LSB-first. The timing for a host-to-ANT transaction is illustrated in Figure 13.




Figure 13. Synchronous ANT-to-Host Transaction

Whenever ANT has a message to send to the host, it asserts SEN to indicate a readiness to communicate. For this reason, it is recommended that SEN be connected to an interrupt-capable pin on the host processor, so the host can be woken up from a sleep state anytime ANT requires communication. An ANT-to-host serial transaction is very similar to a host-to-ANT transaction. A timing diagram is shown in Figure 14. Once SEN is detected to be asserted, the host pulses SRDY. The first byte received is 0xA4, indicating that ANT has a message pending. Subsequent bytes are clocked out following each assertion of the SRDY signal.

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated




Figure 14. Synchronous Host-to-ANT Transaction

BIT-SYNCHRONOUS SERIAL INTERFACE

The bit synchronous serial protocol is designed to enable a host MCU to communicate with ANT using GPIO's only. The protocol on the host side can be implemented entirely in software, allowing the user to select a very inexpensive MCU, or to dedicate peripherals to other devices in the system. The difference between the bit synchronous and the byte synchronous protocol is that the bit synchronous protocol controls the flow of serial information on a 'per bit' level as opposed to 'per byte'. This means that the SRDY signal will need to be pulsed for each bit that is to be transported. For this reason the bit synchronous serial protocol will generally be higher power and lower data rate than the byte synchronous protocol. All other timing and characteristics are the same. To enable bit synchronous serial communications both the PORTSEL and SFLOW pin should be tied to VCC. See Figure 15 for hardware setup.

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated




Figure 15. Bit-Synchronous Serial Hardware Setup

For a host-to-ANT transaction, the host must have the data ready on the SIN pin prior to the falling edge of the clock prior to the SRDY pulse. This is illustrated in the figure below.




Figure 16. Bit-Synchronous Flow Control

For an ANT-to-host transaction, the host must read the SOUT pin following the rising edge of the clock, which is between the rising edge and the subsequent SRDY pulse. This is illustrated in Figure 17.

PRODUCT PREVIEW




Figure 17. Bit Synchronous Read/Write Edge

ANT/HOST INTERFACE PROTOCOL

The host/ANT protocol consists of a simple command/response protocol. With the exception of the reset and request commands, each message sent to ANT is followed by a response message. Data messages and channel events are always sent to the host by ANT (there is no need or mechanism to request these messages explicitly). The general package structure of the serial host/ANT interface is described in Figure 18 and Table 4.




Figure 18. ANT Serial Message Structure

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated

Table 4. ANT Serial Message Format

Byte	Name	Length	Description
0	SYNC	1	Sync byte = 0xA4
1	LENGTH	1	Number of data bytes in message (n)
2	ID	1	Message identifier
3 to n + 2	DATA1–DATAn	n	Message data bytes
n + 3	CHECKSUM	1	XOR of all previous bytes.

NOTE

Important: It should be noted that for the asynchronous serial mode, the SYNC byte is always sent as part of the messages and is always 0xA4. For the synchronous serial protocol, the SYNC byte is always sent by ANT and is 0xA4 for ANT-to-host transactions and 0xA5 for host-to ANT-transactions.

For complete details on the ANT/host interface, see the ANT document *ANT Message Protocol and Usage*. Table 5 is a list of the command set applicable to the CC257x. The Requested column indicates that the message must be requested by the host. The Event column indicates that the message is sent by ANT to the host without any request from the host—for example, after a channel event. The Reply column indicates that the command elicits a response from ANT.

Table 5. ANT Serial Messages

Class	Message(1)	ID	Description	Reply	Requested	Event
Config messages	UNASSIGN_CHANNEL_ID	0x41	Unassign a channel.	Yes	No	No
	ASSIGN_CHANNEL_ID	0x42	Assign a channel.	Yes	No	No
	CHANNEL_ID_ID	0x51	Set channel ID.	Yes	No	No
	CHANNEL_MESG_PERIOD_ID	0x43	Set channel period.	Yes	No	No
	CHANNEL_SEARCH_TIMEOUT_ID	0x44	Set the channel-search time-out period.	Yes	No	No
	CHANNEL_RADIO_FREQ_ID	0x45	Set the channel RF frequency.	Yes	No	No
	NETWORK_KEY_ID	0x46	Set the network key.	Yes	No	No
	RADIO_TX_POWER_ID	0x47	Set the transmit power (all channels)	Yes	No	No
	ID_LIST_ADD_ID	0x59	Add channel ID to search list.	Yes	No	No
	ID_LIST_CONFIG_ID	0x5A	Configure search list.	Yes	No	No
	CHANNEL_RADIO_TX_POWER_ID	0x60	Set the channel transmit power.	Yes	No	No
	SET_LP_SEARCH_TIMEOUT_ID	0x60	Set the low-priority search time-out.	Yes	No	No
	RX_EXT_MESGS_ENABLE_ID	0x66	Enable extended messages.	Yes	No	No
	AUTO_FREQ_CONFIG_ID	0x70	Configure frequency agility feature.	Yes	No	No
	PROX_SEARCH_CONFIG_ID	0x71	Set proximity search.	Yes	No	No
Notification	STARTUP_MESG_ID	0x6F	Startup message (following reset).	No	No	Yes
Control	SYSTEM_RESET_ID	0x4A	Reset system.	No	No	No
	OPEN_CHANNEL_ID	0x4B	Open a channel.	Yes	No	No
	CLOSE_CHANNEL_ID	0x4C	Close a channel.	Yes	No	No
	OPEN_RX_SCAN_ID	0x5B	Open channel in scan mode.	Yes	No	No
	REQUEST_ID	0x4D	Request a message from ANT.	–	No	No
Data messages	BROADCAST_DATA_ID	0x4E	Broadcast message (ANT→host and host→ANT).	No	No	Yes
	ACKNOWLEDGED_DATA_ID	0x4F	Acknowledged message (ANT→host and host→ANT).	No	No	Yes
	BURST_DATA_ID	0x50	Burst message (ANT→host and host→ANT).	No	No	Yes
Event	RESPONSE_EVENT_ID	0x40	Channel event message.	–	No	Yes

(1) Precede with MESG_

PRODUCT PREVIEW

Table 5. ANT Serial Messages (continued)

Class	Message[1]	ID	Description	Reply	Requested	Event
Response messages	CHANNEL_STATUS_ID	0x52	Reports the channel status.	–	Yes	No
	CHANNEL_ID_ID	0x51	Reports the channel ID.	–	Yes	No
	VERSION_ID	0x3E	Reports the ANT version.	–	Yes	No
	CAPABILITIES_ID	0x54	Reports the capabilities.	–	Yes	No
Test mode	RADIO_CW_INIT_ID	0x53	Initialize CW (continuous-wave) mode.	Yes	No	No
	RADIO_CW_MODE_ID	0x48	Start CW mode.	Yes	No	No

ANT/HOST INTERFACE PROTOCOL

The CC257x has ANT-FS client functionality embedded directly on the chip. This includes the over-the-air ANT-FS protocol extension and the required file system utilities to manage stored data in non-volatile storage. This allows the user to connect an EEPROM directly to the CC257x. Raw files can be sent and managed by the CC257x and downloaded over ANT-FS as desired. The diagram below depicts how to connect an external EEPROM to the CC257x. The connection is SPI. Note that only EEPROM (not flash) is supported.




Figure 19. EEPROM Hardware Setup

If an EEPROM is NOT used, all EEPROM signals should NC (non-connect). The file system and ANT-FS protocol are managed by using an extended version of the ANT/host serial protocol. For complete details on how to use this protocol, see the ANT document *FS_ANTFS Serial Message*.

The extended host/ANT interface uses a 2-byte message ID to identify FS and ANT-FS specific messages. The packet structure is detailed in Figure 20 and Table 6.




Figure 20. ANT Extended Serial Message Structure

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated

Table 6. ANT Extended Serial Message Format

Byte	Name	Length	Description
0	SYNC	1	Sync byte = 0xA4
1	LENGTH	1	Number of data bytes in message (n)
2	ID	2	Message identifier
3 to n + 2	DATA1–DATAn	n	Message data bytes
n + 3	CHECKSUM	1	XOR of all previous bytes.

All extended message IDs begin with the top 3 MSBs set to 1 (0xE0). Note that responses and events for ANT-FS also use the extended message ID format. A summary of FS and ANT-FS specific commands are listed in the table below.

Table 7. FS/ANT-FS Specific Serial Messages

Class	Message(1)	ID	Description	Reply	Requested	Event
MEMDev commands	EEPROM_INIT(2)	0xE220	Initialize the EEPROM memory device.	Yes	No	No
FS commands	INIT_MEMORY	0xE200	Initializes the FS on the memory device. Saved memory preserved.			
	FORMAT_MEMORY	0xE201	Format memory.	Yes	No	No
	DIRECTORY_SAVE	0xE207	Saves all open files to memory device.	Yes	No	No
	DIRECTORY_BUILD	0xE209	Rebuild FS directory and condense directory size.	Yes	No	No
	FILE_DELETE	0xE20C	Delete existing open file.	Yes	No	No
	FILE_CLOSE	0xE20D	Close open flag or file.	Yes	No	No
	FILE_SET_SPECIFIC_FLAGS	0xE212	Update application-defined flags on file.	Yes	No	No
	REQUEST_ID(3)	0xE100	Extended request message	–	No	No
FS requests	GET_USED_SPACE	0xE202	Returns the number of used bytes in FS in sector-sized increments.	–	Yes	No
	GET_FREE_SPACE	0xE203	Return the number of free bytes in sector-sized increments	–	Yes	No
	FIND_FILE_INDEX	0xE204	Returns the file index of first file in directory that matches specified identifier.	–	Yes	No
	DIRECTORY_READ_ABSOLUTE	0xE205	Read from absolute offset into directory as if it were an ANT-FS directory.	–	Yes	No
	DIRECTORY_READ_ENTRY	0xE206	Returns ANT-FS directory entry for the file matching the specified file index.	–	Yes	No
	DIRECTORY_GET_SIZE	0xE208	Return size in bytes of ANT-FS directory.	–	Yes	No
	FILE_CREATE	0xE20A	Allocates a free sector and saves directory entry of new file.	–	Yes	No
	FILE_OPEN	0xE20B	Open an existing file.	–	Yes	No
	FILE_READ_ABSOLUTE	0xE20E	Read from absolute offset into a file.	–	Yes	No
	FILE_READ_RELATIVE	0xE20F	Read from current read pointer in a file.	–	Yes	No
	FILE_WRITE_ABSOLUTE	0xE210	Write to absolute offset into a file.	–	Yes	No
	FILE_WRITE_RELATIVE	0xE211	Write to current write pointer in a file.	–	Yes	No
	FILE_GET_SIZE	0xE213	Return size of open file in bytes.	–	Yes	No
	FILE_GET_SPECIFIC_FILE_FLAGS	0xE214	Returns specific flags of open file.	–	Yes	No

(1) Unless otherwise specified, precede with MESG_FS_
(2) Precede with MESG_MEMDEV_
(3) Precede with MESG_EXT_

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated

Table 7. FS/ANT-FS Specific Serial Messages (continued)

Class	Message[1]	ID	Description	Reply	Requested	Event
FS crypto commands	CRYPTO_ADD_USER_KEY_ INDEX	0xE245	Adds specified user key to be stored in internal memory.	Yes	No	No
	CRYPTO_SET_USER_KEY_ INDEX	0xE246	Specify stored user key to be used by FS encryption/decryption process.	Yes	No	No
	CRYPTO_SET_USER_KEY_VAL	0xE247	Specify non-user key to be used by FS encryption/decryption process	Yes	No	No
ANT-FS commands	ANTFS_OPEN	0xE231	Opens ANT-FS beacon.	Yes	No	No
	ANTFS_CLOSE	0xE232	Closes ANT-FS beacon.	Yes	No	No
	ANTFS_CONFIG_BEACON	0xE233	Configure ANT-FS beacon.	Yes	No	No
	ANTFS_SET_AUTH_STRING	0xE234	Set authentication string.	Yes	No	No
	ANTFS_SET_BEACON_STATE	0xE235	Set beacon state.	Yes	No	No
	ANTFS_PAIR_RESPONSE	0xE236	Respond to pairing request.	Yes	No	No
	ANTFS_SET_LINK_FREQ	0xE237	Set Link state RF frequency.	Yes	No	No
	ANTFS_SET_BEACON_ TIMEOUT	0xE238	Set beacon timeout.	Yes	No	No
	ANTFS_SET_PAIRING_ TIMEOUT	0xE239	Set pairing timeout.	Yes	No	No
	ANTFS_REMOTE_FILE_ CREATE_EN	0xE23A	Enable creation of remote file.	Yes	No	No
	SYSTEM_TIME	0xE23D	Set system time.	Yes	No	No
ANT-FS requests	ANTFS_GET_CMD_PIPE	0xE23B	Get commands from command pipe.	–	Yes	No
	ANTFS_SET_CMD_PIPE	0xE23C	Write command to command pipe.	–	Yes	No
	SYSTEM_TIME	0xE23D	Request system time.	–	Yes	No
ANT-FS events	RESPONSE_ID	0xE000	Extended event message with payload. See table xx for list of ANT-FS events.	–	No	Yes

ANT-FS generates events to mark important occurrences during the ANT-FS transaction. These events are delivered to the host using the 0xE000 message. It is not necessary to request this message; rather, events are generated and sent by ANT to the host as required. The table below summarizes the ANT-FS events.

Table 8. ANT-FS Event Messages

Event[1]	Code	Description
PAIR_REQUEST	0x01	A pairing request has been received from the ANT-FS Host.
DOWNLOAD_START	0x02	The download of a file was started by an ANT-FS Host.
UPLOAD_START	0x03	The upload of a file by an ANT-FS Host has started.
DOWNLOAD_COMPLETE	0x04	The download of a file by an ANT-FS Host has completed.
UPLOAD_COMPLETE	0x05	The upload of a file from an ANT-FS Host has completed.
ERASE_COMPLETE	0x06	The erase of a file has been completed.
LINK_STATE	0x07	The ANT-FS client has entered the LINK state.
AUTH_STATE	0x08	The ANT-FS client has entered the AUTH state.
TRANSPORT_STATE	0x09	The ANT-FS client has entered the TRANSPORT state.
CMD_RECEIVED	0x0A	A command was received on the command pipe.
CMD_PROCESSED	0x0B	A command was received and processed on the command pipe.

(1) Precede with MESG_FS_ANTFS_EVENT_

PRODUCT PREVIEW

Copyright © 2011, Texas Instruments Incorporated

The general procedure for configuring an ANT-FS channel is as follows:

1. Set network as usual.
2. Assign a master channel and set the channel ID for each desired beacon.
3. Send beacon configuration message (0xE233).
4. Set authentication strings if desired (0xE234). The default is no friendly name and no passkey.
5. Set beacon time-out (0xE238) and pairing timeout (0xE239), if desired. The default settings are 10s and 240s, respectively.
6. Set a link beacon frequency message (0xE237) for each beacon channel. A beacon channel can be disabled by setting the beacon frequency to 0xFF.
7. Start the session by sending the open ANT-FS message (0xE231).
8. Once an ANT-FS host connects, an AUTH_EVENT on the corresponding channel occurs. At this point, all other beacons are broadcasting a beacon indicating the BUSY state.
9. If a pairing request occurs (event 0x01), it can be accepted or rejected by sending a pairing request response (0xE236).
10. Once authentication passes, ANT-FS is in the TRANSPORT state. Events are generated as upload and download requests are made by the host. The host MCU is also informed if command-pipe commands have been received and whether or not they have been processed by the CC257x automatically.

PRODUCT PREVIEW

重要声明

德州仪器 (TI) 及其下属子公司有权在不事先通知的情况下，随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改，并有权随时中止提供任何产品和服务。 客户在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。 所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。 仅在 TI 保修的范围内，且 TI 认为有必要时才会使用测试或其它质量控制技术。 除非政府做出了硬性规定，否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。 客户应对其使用 TI 组件的产品和应用自行负责。 为尽量减小与客户产品和应用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 产品或服务的组合设备、机器、流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。 TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。 使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的数据手册或数据表，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。 在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。 TI 对此类篡改过的文件不承担任何责任。

在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示授权，且这是非法的、欺诈性商业行为。 TI 对此类虚假陈述不承担任何责任。

可访问以下 URL 地址以获取有关其它 TI 产品和应用解决方案的信息：

产品	
放大器	http://www.ti.com.cn/amplifiers
数据转换器	http://www.ti.com.cn/dataconverters
DSP	http://www.ti.com.cn/dsp
接口	http://www.ti.com.cn/interface
逻辑	http://www.ti.com.cn/logic
电源管理	http://www.ti.com.cn/power
微控制器	http://www.ti.com.cn/microcontrollers
应用	
音频	http://www.ti.com.cn/audio
汽车	http://www.ti.com.cn/automotive
宽带	http://www.ti.com.cn/broadband
数字控制	http://www.ti.com.cn/control
光纤网络	http://www.ti.com.cn/opticalnetwork
安全	http://www.ti.com.cn/security
电话	http://www.ti.com.cn/telecom
视频与成像	http://www.ti.com.cn/video
无线	http://www.ti.com.cn/wireless

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2006, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CC2570RHAR	Active	Production	VQFN (RHA) | 40	2500 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2570
CC2570RHAR.A	Active	Production	VQFN (RHA) | 40	2500 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2570
CC2570RHAR.B	Active	Production	VQFN (RHA) | 40	2500 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2570
CC2570RHAT	Active	Production	VQFN (RHA) | 40	250 | SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2570
CC2570RHAT.A	Active	Production	VQFN (RHA) | 40	250 | SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2570
CC2570RHAT.B	Active	Production	VQFN (RHA) | 40	250 | SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2570
CC2571RHAR	Active	Production	VQFN (RHA) | 40	2500 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2571
CC2571RHAR.A	Active	Production	VQFN (RHA) | 40	2500 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2571
CC2571RHAR.B	Active	Production	VQFN (RHA) | 40	2500 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2571
CC2571RHAT	Active	Production	VQFN (RHA) | 40	250 | SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2571
CC2571RHAT.A	Active	Production	VQFN (RHA) | 40	250 | SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2571
CC2571RHAT.B	Active	Production	VQFN (RHA) | 40	250 | SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2571

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
CC2570RHAR	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAR	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAR.A	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAR.A	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAR.B	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAR.B	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAT	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAT	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAT.A	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAT.A	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAT.B	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2570RHAT.B	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAR	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAR	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAR.A	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAR.A	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAR.B	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
CC2571RHAR.B	RHA	VQFN	40	2500	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAT	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAT	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAT.A	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAT.A	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAT.B	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CC2571RHAT.B	RHA	VQFN	40	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15

GENERIC PACKAGE VIEW


RHA 40

VQFN - 1 mm max height

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4225870/A

PACKAGE OUTLINE

RHA0040H


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:12X




SOLDER MASK DETAILS

4219055/B 08/22/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 41:
70% PRINTED SOLDER COVERAGE BY AREA
SCALE:15X

4219055/B 08/22/2019

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

RHA0040Y


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4233329/A 07/2026

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHA0040Y

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 15X

EXPOSED PAD 41
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4233329/A 07/2026

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

RHA0040H


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:12X




SOLDER MASK DETAILS

4219055/B 08/22/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 41:
70% PRINTED SOLDER COVERAGE BY AREA
SCALE:15X

4219055/B 08/22/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月